
Understanding the Host Network





Cornell University.





Midhul Vuppalapati



Saksham Agarwal



Henry Schuh



Baris Kasikci



Arvind Krishnamurthy



Rachit Agarwal












The Host Network: Network within a single host

Our community has studied many different kinds of networks

Internet


Mobile Network




This talk

Datacenter Network


Host Network



The Host Network: An inter-network within a host




The Host Network: An inter-network within a host



Different devices

CPUs, Peripherals (e.g. NICs, SSDs), Memory

The Host Network: An inter-network within a host




Different devices

CPUs, Peripherals (e.g. NICs, SSDs), Memory


Different interconnects

Different latency and bandwidth characteristics Different protocols

The Host Network: Example data transfers




The Host Network: Example Data Transfers




Traverses peripheral, processor, memory interconnects

Host network contention: Impact on networked applications



Our study: Understanding the Host Network



All our results and observations apply even when all traffic is contained within a single host

Building an understanding of the host network contention and its root causes


- New, previously unreported, host network contention regimes
- Poor interplay between processor, memory and peripheral interconnects

New lens: Conceptual abstraction to study the host network

- Domain-by-domain credit-based flow control
- Captures the subtle interplay between different interconnects

Host network as a standalone network

Host network contention regimes



Prior work: P2M app performance suffers when colocated with C2M app



3

*E*2 Alibaba [FAST'23]




hostCC




Throughput degradation




Tail latency inflation



Isolation violation





Host network contention regimes




pp performance suffers ith C2M app	
In ByteDance	hostCC
[NSDI'23]	[SIGCOMM'23]
t degradation	
inflation	
violation	

Host network contention regimes






Host network contention impacts both C2M and P2M apps




when colocated with C2M app


Observation #1: C2M app performance also suffers



Prior work: P2M app performance suffers

Host network contention: The full picture






Observation #1: C2M app performance also suffers

Observation #2: (in most cases) P2M app causes severe degradation for C2M app



Host network contention: The full picture






C2M app

2 Degradation 1.8 1.6 1.4 1.2

Observation #1: C2M app performance also suffers


Observation #2: (in most cases) P2M app causes severe degradation for C2M app



No of C2M app cores





Host network contention: The full picture





Host network contention: Not merely due to limited resources





- **Observation #2: (in most cases) P2M app causes severe degradation for C2M app**
- **Observation #3: Performance degrades even when resources are not bottlenecked**

- **Processor interconnect** < 10% bandwidth utilization
- Memory interconnect 42% bandwidth utilization


Yet performance degrades!

Host network contention is rooted in interplay between processor, memory, peripheral interconnects





Our study: Understanding the Host Network



Building an under New, previously unrep Poor interplay betwee

New lens: Concep Domain-by-domain c Captures the subtle in

Host network as a All our results and ob

Building an understanding of the host network contention and its root causes

- New, previously unreported, host network contention regimes
- Poor interplay between processor, memory and peripheral interconnects

New lens: Conceptual abstraction to study the host network

- Domain-by-domain credit-based flow control
- Captures the subtle interplay between different interconnects


Host network as a standalone network


All our results and observations apply even when all traffic is contained within a single host

Ses

(End-to-end) Credit-based Flow control: A brief primer

Flow control over a single network hop






- Sender is assigned credits (limits # in-flight requests)
- Sender consumes a credit to send a message
- Credit replenished when message receipt is acknowledged by receiver

Credits Throughput ≤ Latency

(Latency: Time between credit allocation and replenishment)


An abstract representation of the host network



Host network nodes: potential queueing points

Domain-by-domain credit-based flow control

Domains: Sub-networks of host network



Different domains: Different credits and different latency

Credits: Peripheral Interconnect (PCIe) credits **Latency**: Peripheral <-> Q2

Credits: Q2 buffer size **Latency**: Q2 <-> Q4


Credits: Q4 buffer size Latency: Q4 <-> Memory

End-to-end throughput = min (Domain 1 throughput, Domain 2 throughput, Domain 3 throughput)




Domains in the Host Network


Depending on source/type, different requests traverse different domains in the host network



Reverse engineered domains and their characteristics on Intel architecture (see paper for details)







Understanding Regimes

Blue regime: C2M degrades but P2M does not

Red regime: Both C2M and P2M degrade


Core reason

Asymmetry in credits of domains

Asymmetry in latencies of domains

Understanding the blue regime

Colocation: Latency inflation due to queueing in host network **Asymmetry in credits:** P2M can better tolerate latency inflation compared to C2M




- - C2M read: Latency inflation => throughput degradation
 - [Q1 <-> Memory] domain is the bottleneck due to small credits

P2M read: Latency inflation => throughput degradation [Q2 <-> Memory] domain is not the bottleneck due to large credits



Understanding the blue regime

Colocation: Latency inflation due to queueing in host network **Asymmetry in credits:** P2M can better tolerate latency inflation compared to C2M



C2M read: Latency inflation => throughput degradation [Q1 <-> Memory] domain is the bottleneck due to small credits



P2M read: Latency inflation => throughput degradation [Q2 <-> Memory] domain is not the bottleneck due to large credits

Causes of queueing

Contention at memory interconnect


Contention within the memory modules

(even when memory interconnect is not saturated)

e.g., load imbalance across banks

Understanding red regime

Asymmetry in latency inflation: P2M write throughput degrades despite having large credits



Poor interplay between P2M and C2M write domains

Backpressure from Q4 impacts P2M writes, but not C2M writes Large latency inflation for P2M due to "unfair" backpressure

Understanding Regimes

Blue regime: C2M degrades but P2M does not

Red regime: Both C2M and P2M degrade

(Please see paper for precise explanations and quantitative validation)

Core reason


Asymmetry in credits of domains

Asymmetry in latencies of domains

Domain-by-domain credit-based flow control enables explaining different host network contention regimes



Our study: Understanding the Host Network



Domain-by-domain credit-based flow control

Building an understanding of the host network contention and its root causes

- New, previously unreported, host network contention regimes
- Poor interplay between processor, memory and peripheral interconnects


New lens: Conceptual abstraction to study the host network

- Captures the subtle interplay between different interconnects

Host network as a standalone network

All our results and observations apply even when all traffic is contained within a single host

Host network contention: Impact broader than networked applications




All our observations generalize even when all traffic within single host

For example: using storage apps (P2M app) that read/write from local SSDs



Increasing Importance of Host Network: Technology Trends





Different technology trends for different interconnects: Resource imbalances in the host network












Different kinds of memory

e.g., CXL, HBM




Different kinds of memory

e.g., CXL, HBM

Increasing scale of processors

e.g., mutli-socket or chiplet-based designs



Different kinds of memory

e.g., CXL, HBM


Increasing scale of processors

e.g., mutli-socket or chiplet-based designs

Deeper topologies

e.g., PCIe lanes/switches and NVlinks/switches

Future directions



Building even deeper understanding of host network Extending to more complex host networks Analytical modeling to predict performance

Rearchitecting protocols, OS, host hardware

New mechanisms for host network resource allocation Better mechanisms for load balancing host network traffic

https://github.com/host-architecture/understanding-the-host-network

