# Writing an operating system in 2.5 years

Yunhao Zhang

## But first, writing an OS in 0.5 years

- P0: understand computer architecture
- P1: understand context-switch and multi-threading
- P2: understand interrupt and exception
- P3: understand privilege levels and protection
- P4: understand bus and I/O devices
- P5: understand file systems


## Why 2.5 years? An overview



Obstacles

Summer 2020

Fall 2020



## In June 2020, we have



## ~20K lines of code run on Intel CPU run on Linux / MacOS




### **20K lines of code**

Students read a very small portion



### **2K lines of code**

### n Students read a large portion




### Intel x86 (1987)


## CPU documents have **several thousands** of pages



### **RISC-V (2010)**


## CPU documents have <100 of pages






### **User-mode OS**

### Easier to deploy and run



### **OS on hardware** More realistic and fun



## 3 motivations

### $\sim 20K \rightarrow \sim 2K$

### Intel $\rightarrow$ RISC-V

### Linux / MacOS $\rightarrow$ real hardware

non-experts like students, my friend doing ML theory, etc.

## Lesson Good motivations should convince non-experts why the work is important







Summer 2020

Fall 2020

## Yet, ideal $\neq$ possible

## Hello World





## **Obstacles & Hope**





There was no disk





- The hardware had only 24KB memory
- The hardware supports timer interrupt
  - The hardware supports privilege levels


## **Overcome obstacles with ideas!**

### Idea #1 Increase memory

Obstacles

Fall 2020

Jan 2021



Nov 2021 Fall 2021

## **Open-source** hardware

Search or jump to / Pulls Issues Codes	paces Marketplace Explore 🗘 + 🗸 🏤 🕇					
This repository has been archived by the owner before Nov 8, 2022. It is now read-only.						
Sifive / freedom Public archive	187 ▼ 😵 Fork 269 ▼ 🟠 Star 1k ▼					
<> Code 🕥 Issues 64 11 Pull requests 6 🕞 Actions 🖽 Projects 😲 Security 🗠 Insights						
ਿੱ master - Go to file	<> Code - About					
erikdanie Update README.md on Mar 1, 2	Source files for SiFive's Freedom platforms					
bootrom sdboot: auto-extract tl-clock frequency	4 years ago					
➡ fpga-shells @ 14 Bump fpga-shells, supports vc707 with	3 years ago ☆ 1k stars					
nvidia-dla-blocks nvidia-dla-blocks: bump to point at a p	4 years ago <ul> <li>187 watching</li> </ul>					
rocket-chip @ b2 updated submodules	4 years ago <b>% 269</b> forks					
➡ sifive-blocks @ a updated submodules	4 years ago					
src/main/scala Added BTB and a 16kB 2-way I-Cache	3 years ago Releases 1					
<b></b> .gitignore Initial commit.	6 years ago S Freedom E300 Arty De Latest					
.gitmodules     Revert url of submodule for pull request	4 years ago					
LICENSE Initial commit.	6 years ago Packages					
Makefile.e300art rocket-chip: bump for API changes	5 years ago No packages published					
Makefile.vc707-io vc707-iofpga: design runs at 200MHz	5 years ago					


## Running open-source hardware

7	Search or jump to	. / Pulls	Issues Cod	espaces Market	place Explore 🗘 + 🗸 🏤 🕇
This repository has been archived by the owner before Nov 8, 2022. It is now read-only.					
sifive / freedom Public archive					
> Code 📀 Issues 64 🏌 Pull requests 6 🕞 Actions 🖽 Projects 🙂 Security 🗠 Insights					
Code Crissues 04 11 Full requests 0 Crictions E Projects Creculty Prinsights					
۲	master 👻		Go to file	<> Code -	About
					Source files for SiFive's Freedom
T	<b>erikdanie</b> Update RE	ADME.md	on Mar ´	1, 2021 🕑 <b>154</b>	platforms
	bootrom	sdboot: auto-extract tl-clock	< frequency	4 years ago	🛱 Readme
-	fpga-shells @ 14	Bump fpga-shells, supports	vc707 with	3 years ago	
-	nvidia-dla-blocks	nvidia-dla-blocks: bump to p	ooint at a p	4 years ago	<ul> <li>187 watching</li> </ul>
Þ	rocket-chip @ b2	updated submodules		4 years ago	양 <b>269</b> forks
-	sifive-blocks @ a	updated submodules		4 years ago	
	src/main/scala	Added BTB and a 16kB 2-wa	ıy I-Cache	3 years ago	Releases 1
Ľ	.gitignore	Initial commit.		6 years ago	• Freedom E300 Arty De Latest
Ľ	.gitmodules	Revert url of submodule for	pull request	4 years ago	011 Dec 5, 2017
Ľ	LICENSE	Initial commit.		6 years ago	Packages
Ľ	Makefile.e300art	rocket-chip: bump for API ch	nanges	5 years ago	No packages published
ß	Makefile.vc707-io	vc707-iofpga: design runs a	t 200MHz	5 years ago	






A binary file encoding the hardware design



### Lithography: a physical / chemical process




## Idea #1: Increase memory



https://github.com/chipsalliance/rocket-chip/blob/ b21c7879b3ea22f69cb8457109561f37c225f8ea/src/main/scala/subsystem/Configs.scala#L78

- dcache = Some(DCacheParams()
  - rowBits = site(SystemBusKey).beatBits,
  - nSets = 256, // 16Kb scratchpad
  - nTLBEntries = 4,
  - blockBytes = site(CacheBlockBytes),
  - scratch = Some(0x8000000L))),




**Chapter 19 of Sifive FE310 manual, v19p04** https://github.com/yhzhang0128/egos-2000/blob/main/references/sifive-fe310-v19p04.pdf

## Idea #2: Background

Address	cs_width	div_width	
0x10014000	1	12	
0x10024000	4	12	
0x10034000	1	12	

## Remap SPI1 to Pmod1 for microSD card

Instance	Flash Controller	Address	cs_width	div_width	
QSPI 0	Y	0x10014000	1	12	
SPI 1	N	0x10024000	4	12	
SPI 2	N	0x10034000	1	12	




### new SPI1

 Table 64:
 SPI Instances

old SPI1

## Remap SPI1 to Pmod1 for microSD card






### **Old SPI1** mapping

### 6 pins GND + VCC + SPI(4)

Pin	1
Pin	2
Pin	3
Pin	4
Pin	5
Pin	6



### **New SPI1** mapping



## ChipKit SPI


- set\_property -dict { PACKAGE\_PIN G1
- set\_property -dict { PACKAGE\_PIN H1
- set\_property -dict { PACKAGE\_PIN F1
- set\_property -dict { PACKAGE\_PIN C1

```
##Pmod Header JA
```

set\_property -dict { PACKAGE\_PIN G13 set\_property -dict { PACKAGE\_PIN B11 set\_property -dict { PACKAGE\_PIN A11

### https://github.com/sifive/fpga-shells/blob/14297af2878dc648ffd5751010fa72094ff444b0/xilinx/arty/constraints/arty-master.xdc#L48

## Modifying the hardware design





## Road towards ideas is difficult

Obstacles


Fall 2020

- No concrete progress for >1 year
- Not sure whether this can succeed at all
  - Only person working on this project



Fall 2021

## Take-away: Ideas are difficult to come up with and there is no guarantee of success







Obstacles

Summer 2020 Fall 2020

https://github.com/yhzhang0128/egos-2000/blob/main/references/README.md#software-development-history

### **Iteration #0**

- \* [2020.09] Setup the toolchain provided by SiFive; Compile and run Hello World on Arty
- \* [2020.09] Test the basic input and print functionalities using the SiFive Metal library

### **Iteration #1**

- [2020.12] Increase the processor memory from 24KB to 160KB (128KB + 32KB)
- \* 35T FPGA chip

### **Iteration #2**

\* Yeah, I didn't work on this project in most of 2021... \* [2021.12] Create a docker image for portable toolchain setup: [Docker Hub repo](https:// hub.docker.com/repository/docker/yhzhang0128/arty-toolchain) \* [2021.12] Reconnect the processor SPI bus controller to the Arty Pmod1 pins \* [2021.12] Implement the SD card initialize, read and write functions \* [2021.12] Increase the processor clock frequency from 32MHz to 65MHz so that read/write blocks become faster


[2020.12] Confirm that the memory cannot be further increased due to the limitation of Artix-7

### **Iteration #3**

- \* [2022.01] Confrim that the processor clock frequency cannot be further increased
- \* [2022.01] Implement the `dev\_tty`, `dev\_disk`, `cpu\_intr` and `cpu\_mmu` interfaces in earth
- \* [2022.01] Load the ELF format grass kernel binary file from the SD card to memory

### **Iteration #4**

- \* [2022.02] Read Chapter 1, 2 and 3 of [RISC-V manual](riscv-privileged-v1.10.pdf)
- \* [2022.02] Read Chapter 8, 9 and 10 of [FE310 manual](sifive-fe310-v19p04.pdf)
- \* [2022.02] Implement timer reset, preemptive scheduling and inter-process communication



\* [2022.01] Implement the control transfer from earth to grass kernel and then to a user application \* [2022.01] Implement `mkrom` so that creating the bootROM image no longer require Vivado or Docker


\* [2022.02] Implement the kernel processes: GPID\_PROCESS, GPID\_FILE, GPID\_DIR, GPID\_SHELL

### **Iteration #5**

- \* [2022.03] Implement system calls and 4 shell commands: `pwd`, `ls`, `cat` and `echo`
- \* [2022.03] Add support of background shell commands and `killall`
- \* [2022.03] Add servers in `library` and cleanup access to the file system
- \* [2022.03] Cleanup the code controlling UART and SPI; Remove dependency on the Metal library

### **Iteration #6**


\* [2022.04] Add a simple boot loader `earth/earth.S`; Remove dependency on the Metal library \* [2022.04] Add `\_write()` and `\_sbrk()` in `library/libc`; Remove the Metal library entirely \* [2022.04] Enrich `struct grass` in order to improve clarity of the architecture \* [2022.04] Experiment with Physical Memory Protection (PMP) and switching privilege level (machine <-> user)





## The bug taking me >1 day to fix

```
core = RocketCoreParams(
 useVM = false,
 fpu = None,
 mulDiv = Some(MulDivParams(mulUnroll = 8))),
btb = None,
dcache = Some(DCacheParams(
 rowBits = site(SystemBusKey).beatBits,
 nSets = 256, // 16Kb scratchpad
 nWays = 1,
 nTLBEntries = 4,
 nMSHRs = 0,
 blockBytes = site(CacheBlockBytes),
 scratch = Some(0x8000000L))),
icache = Some(ICacheParams(
 rowBits = site(SystemBusKey).beatBits,
 nSets = 64,
 nWays = 1,
 nTLBEntries = 4,
  blockBytes = site(CacheBlockBytes)))))
```



https://github.com/chipsalliance/rocket-chip/blob/b21c7879b3ea22f69cb8457109561f37c225f8ea/src/main/scala/subsystem/Configs.scala#L78



Lesson Implementing a system is non-trivial and requires determination and hard work



## **Evaluating the ideas: a class!**

CS 4411/5411: Practicum in Operating Systems Home Schedule

### CS 4411/5411: Practicum in Operating Systems

Students will learn about operating systems concepts through several coding assignments. Concepts covered include multi-threading, synchronization, scheduling, system call, memory protection and file systems. The projects will provide a hands-on experience with implementing operating system functionality, as well as programming with C.

Prerequisites: In order to enroll in CS 4411/5411, you must have either successfully completed CS 4410 or be currently enrolled in CS 4410. If you are erolled in 4411/5411 and not co-enrolled in 4410, please let us know the details of when you took the class and what grade you received. Audit: Auditing CS 4411/5411 is not an option. A practicum requires active participation.

### Instructors



Yunhao Zhang PhD Candidate

Office hours: Thursday, 6pm-9pm, Gates 437



Lorenzo Alvisi Tisch University Professor

### **Teaching Assistants**

We are fortunate to have Justin Lee and Oliver Matte as our TAs. Please refer to the CS4410 website for their office hours.

### 💻 Lectures

Lectures will take place on Fridays 2:40-3:30 in Gates Hall G01.

### 🖍 Logistics

There are 5 projects and no exams. Please refer to the schedule for details.

### Communications

CMSx(link): We use CMSx to release assignments.

Ed discussion(link): We use Ed discussion to answer questions.

### 🗐 References

Refer to the "ISA Specification" tab of this website for the RISC-V documentation. If you are new to C, the K&R bible may be a good reference.

<b>—</b> .		~~	5	-
H 3	21			
		 ۷.	1 Z.	~

21

tem call, 2. 411 and

## Remember to write the course evaluations!

### What can be improved?

Implementation

**Evaluation** 

Spring 2022

Fall 2022

### **Summer 2018**

2 years: Becoming familiar with OS education

### Then, challenge state-of-the-art

Motivation

Obstacles

**Summer 2020** 

### A 4.5-year research process

**Summer 2020** 

Ideas

Implementation

Evaluation




## **Publish the research**


Lines of Code	What?	Lines of Code	What?
199	Boot Loader & TTY Driver	336	File System
182	SD Card Driver	264	Applications & Daemons
32	Interrupt & Exception Handling	269	Library & Networking (TBA)
137	Page Table & Software Translation	64	Makefile
345	Timer, Scheduler & System Call	172	<b>RISC–V Emulator &amp; Board Tools</b>

Fighting for a world where every college student can read all the code of an operating system

## Stay in touch: LinkedIn or Instagram







## Homework

- P4 is optional
- P5 is due on Dec. 7 (extended)
- Please help with course evaluations!
  - see the pinned post #276 on Ed discussion