# Lecture 15: Memory Management

Page Tables, and page replacement algorithms

# Recall: Paging

- Allocate VA & PA memory in chunks of the same, fixed size (pages and frames, respectively)
  Adjacent pages in VA need not map to contiguous frames in PA!
  free frames can be tracked using a simple bitmap
  - 0011111001111011110000 one bit/frame
  - $\square$  no more external fragmentation!
  - possible internal fragmentation
    - $\square$  when memory needs are not a multiple of a page
    - □ typical size of page/frame: 4KB to 16KB



#### Recall: Basic goals in paging

#### Minimize Storage overhead

- □ data structure overhead (the Page Table itself)
- □ fragmentation
  - ▶ How large should a page be?

#### Fast Address translation

- We need "fast" lookups on page table
- Efficient sharing of physical memory
   By multiple processes

#### Paging-first attempt

- Divide virtual address space into fixed-sized pages (e.g., 4KB)
- Linear array: one entry for each page, maps it to a frame
- Storage overheads:
  - Number of entries \* size of entry
  - $\square$  Number of entries = number of pages = (VAS size / page size)
  - Size of entry ~  $\log_2$  (PAS Size / frame size) + control bits
  - 32-bit virtual address space, 4GB physical memory, 4KB pages = 4MB
  - 64-bit virtual address space, 4GB physical memory, 4KB pages = 16 PB

#### Paging—second attempt

- Divide virtual address space into fixed-sized pages (e.g., 4KB)
- Multi-level page tables: store a tree
  - But only those nodes/edges that are required to map pages to frames

## Multi-level Paging



#### 32-bit, 4GB, 4KB pages Example



If we use a tree...

Last 12 bits index into the page

 $\square$  page size =  $2^{12}$ 

- $\square$  #pages = 2<sup>20</sup> (since total memory = 4GB)
- Next 6 bits index into last-level of the tree
  - $\square$  #entries in each chunk = 2<sup>6</sup>

 $\square$  #chunks = 2<sup>14</sup> (to account for 2<sup>20</sup> pages)

- Next 6 bits index into second-last-level of the tree
  - $\square$  #entries in each chunk = 2<sup>6</sup>
  - $\square$  #chunks = 2<sup>8</sup> (to account for 2<sup>14</sup> last-level chunks)
- Next 8 bits index into first-level of the tree
  - $\square$  #entries in each chunk =  $2^8$
  - #chunks = 1 (to account for 2<sup>8</sup> second-last-level chunks)



#### 64-bit, 4GB, 4KB pages Example



 $\square$  #entries in each chunk =  $2^{20}$ 

0

#chunks = 1 (to account for 1 second-last-level
 chunk)

#### 64-bit, 4GB, 4KB pages Example



How many chunks of size 2<sup>16</sup> are needed to hold 2<sup>20</sup> PTEs of <u>frames</u> starting at 0?

 $\Box \ 2^{20}/2^{16} = 2^4 = 16$ 

- How many chunks of size 2<sup>16</sup> are needed to hold pointers to 16 pink chunks?
   1
- So, if each entry is 4 bytes, the PT takes
   4 \* (1 × 2<sup>20</sup> + 1 × 2<sup>16</sup> + 16 × 2<sup>16</sup>) = 8.0625MB
  - Can be further reduced a bit



#### Questions?

#### Where are we?

Storage overheads

Minimized! Using multi-level page tables.

How about address translation time?

Every new level of paging

- reduces the memory overhead for computing the mapping function...
- In but increases the time necessary to perform the mapping function

## Caching!

Keep the results of recent virtual address to physical address translations in a structure called Translation Lookaside Buffer (TLB)



# Address Translation with TLB



#### TLB Hit and Miss

The TLB is small; it cannot hold all PTEs

 it can be fast only if it is small!
 Some translations will inevitably miss the TLB
 Must access memory to find the appropriate PTE
 called walking the page table
 incurs large performance penalty

## Handling TLB Misses

Hardware-managed (e.g., x86)
 The hardware does the page walk
 Hardware fetches PTE and inserts it in TLB

 If TLB is full, must replace another TLB entry
 Done transparently to system software

 Software-managed (e.g., MIPS)

Hardware raises an exception
 OS does the page walk, fetches PTE, and inserts evicts entries in TLB

#### Tradeoffs, Tradeoffs...

#### Hardware-managed TLB

- + No exception on TLB miss. Instruction just stalls
- + No extra instruction/data brought into the cache
- OS has no flexibility in deciding Page Table organization
- OS has no flexibility in TLB entry replacement policy

#### Software-managed TLB

- + OS can define Page Table organization
- + More flexible TLB entry replacement policies
- Slower: exception causes to flush pipeline; execute handler; pollute cache

#### TLB Consistency – I

On context switch

VAs of old process should no longer be valid
 Change PTBR — but what about the TLB?

#### TLB Consistency – I

On context switch

VAs of old process should no longer be valid
 Change PTBR — but what about the TLB?

Option 1: Flush the TLB

Option 2: Add pid tag to each TLB entry

	PID	VirtualPage	PageFrame	Access
TLB Entry	1	0x0053	0x0012	R/W

Ignore entries with wrong PIDs

#### TLB Consistency – II

What if OS changes permissions on page?

If permissions are reduced, OS must ensure affected TLB entries are purged

□ If permissions are expanded, no problem

new permissions will cause an exception and OS will restore consistency

#### Virtual memory

Consider a server with 4GB memory.

- What if a process has 16GB requirement?
- What if we have two concurrently running processes
   each having 4GB requirements?

## Virtual Memory

- Each process has the illusion of a large address space
   2× bytes for x-bit addressing
- However, physical memory is usually much smaller
   and we want to run multiple processes concurrently
- How do we give this illusion to multiple processes?
  - Virtual Memory: back every memory address with a file on disk Page





Disk

Page N-1

# Processes execute from disk!



RAM is just another layer of cache!

#### A Virtual Page can be... Mapped (present bit set in PTE) may trigger Page Fault $\square$ to a physical frame, with certain r/w/x permissions Not mapped (present bit not set in PTE) in some physical frame, but not currently mapped $\square$ or still in the original program file Page Fault $\square$ or needing to be zero-filled (heap, BSS, stack) or on backing store (paged or swapped out) or not part of one of the processes' segment Segmentation Fault!

## Handling a Page Fault

Identify page and reason access inconsistent with segment access rights terminate process  $\square$  access a page currently on disk does frame with the code/data already exist? > if not, allocate a frame and load page in  $\square$  access of zero-initialized data (BSS) or stack allocate a frame, initialize all bytes to zero

#### When a page must be brought in... Find a free frame $\square$ evict a page if there are no free frames Issue disk request to fetch data for page Move "current process" to disk queue Context switch to new process Opdate PTE when disk completes □ frame number, present bit, RWX bits, etc. Move "current process" to ready queue

When a page must be swapped out... Find all page table entries that refer to old page □ Frame might be shared Set each page table entry to not present (invalid) Remove any TLB entries □ "TLB Shootdown": in multiprocessors, TLB entry must be eliminated from the TLB of all processors Write page back to disk, if needed Dirty bit in PTE indicates need

#### Demand Paging MIPS Style

- 1. TLB Miss
- 2. Exception to kernel
- 3. Page Table walk
- 4. Page fault (present bit not set in Page Table)
- 5. Convert VA to file offset
- 6. Allocate page frame (evict page if needed)
- 7. Initiate disk block read into page frame

- 8. Disk interrupt when DMA completes
- 9. Mark page as present
- 10. Update TLB
- 11. Resume process at faulting instruction
- 12. TLB hit
- 13. Execute instruction

Software handling page fault

#### Demand Paging: x86 Style

- 1. TLB Miss
- 2. Page Table walk
- 3. Page fault (page not present in Page Table)
- 4. Exception to kernel
- 5. Convert VA to file offset
- 6. Allocate page frame (evict page if needed)
- 7. Initiate disk block read into page frame

- 8. Disk interrupt when DMA completes
- 9. Mark page as present
- 10. Resume process at faulting instruction
- 11. TLB miss
- 12. Page Table walk success!
- 13. TLB updated
- 14. Execute instruction

Software handling page fault

## Page Replacement

- When physical memory is full, we need to choose a "victim" to evict
- Local vs Global replacement
  - Local: victim chosen from frames of process experiencing page fault
    - fixed allocation of frames per process
  - Global: victim chosen from frames allocated to any process
    - variable allocation of frames per process
- Goal: minimizing number of page faults

# Page Replacement Algorithms

- Random: Pick any page to eject at random
   Used mainly for comparison
- FIFO: The page brought in earliest is evicted
   Ignores usage
- LRU: Evict page not been used the longest
   Assumes past is good predictor of the future
- MRU: Evict most recently used page
   Good for data accessed only once, e.g., a movie
   LFU: Evict least frequently used page
- OPT: Belady's algorithm

## How do we pick a victim?

We want: □ low page fault-rate page faults as inexpensive as possible We need: □ a way to compare the <u>relative</u> performance of different page replacement algorithms □ some <u>absolute</u> notion of what a "good" page replacement algorithm should accomplish

# Comparing Page Replacement Algorithms

Record a trace of the pages accessed by a process

□ E.g. 3,1,4,2,5,2,1,2,3,4 (or c,a,d,b,e,b,a,b,c,b)

- Simulate behavior of page replacement algorithm on trace
- Record number of page faults generated

Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a												
<u>န</u> ၀													
L Fra													
2 Bage													
Faults	×				and a second								

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b											
<u>န</u> ၀		a											
1 <sup>L</sup>													
5 Bage													
Faults	X	X				1.2							

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с										
<u>န</u> ဝ		a	a										
1 <sup>L</sup>			b										
2 Bage						4							
Faults	X	×	X			1.2							

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	С	d	е	
<u>န</u> ၀		a	a	a									
L Fra			b	b									
2 Bage				с									
Faults	×	X	X	X									

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a								
န္ ၀		a	a	a	a								
1 <sup>Lar</sup>			b	b	b								
5 Bage				с	d								
Faults	X	X	X	X	~								

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b							
န္ ၀		a	a	a	a	a							
L Fra			b	b	b	b							
5 Bage				с	d	d							
Faults	×	X	X	X	$\checkmark$	~							

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	С	d	e	
<u>န</u> ၀		a	٥	a	a	a	a						
L Fran			b	b	b	b	b						
2 Bage				с	d	d	d						
Faults	×	×	×	X	$\checkmark$	$\checkmark$	X						

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a					
<u>န</u> ၀		a	a	a	a	a	a	a					
1 Fran			b	b	b	b	b	b					
2 Bage				с	d	d	d	e					
Faults	×	×	×	×	~	~	×	$\checkmark$					

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b				
<u>န</u> ၀		a	٥	a	a	a	a	a	a				
L Fran			b	b	b	b	b	b	b				
5 Page				с	d	d	d	e	e				
Faults	×	X	×	X	~	$\checkmark$	×	$\checkmark$	$\checkmark$				

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	с	d	e	
s O		a	٥	a	a	a	a	a	a	a			
1 Fran			b	b	b	b	b	b	b	b			
2 Bage				с	d	d	d	e	e	e			
Faults	X	X	X	X	$\checkmark$	$\checkmark$	X	$\checkmark$	$\checkmark$	X			

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	с	d	e	
sa O		a	٥	a	a	a	a	a	a	a	С		
1 Fran			b	b	b	b	b	b	b	b	b		
2 Bage				с	d	d	d	e	e	e	e		
Faults	×	×	X	X	~	~	×	$\checkmark$	$\checkmark$	X	×		

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	с	d	e	
နှင့် ဝ		a	a	a	a	a	a	a	a	a	с	с	
1 <sup>2</sup>			b	b	b	b	b	b	b	b	b	d	
5 Page				С	d	d	d	e	e	e	e	e	
Faults	×	×	X	X	$\checkmark$	$\checkmark$	×	$\checkmark$	$\checkmark$	X	X	$\checkmark$	

Process can use 3 frames (3 pages in memory)



Replace page needed furthest in future

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	Ь	e	a	b	с	d	e	
sar O		a	a	a	a	a	a	a	a	a	с	с	с
1 <sup>L</sup>			b	b	b	b	b	b	b	b	b	d	d
2 Page				с	d	d	d	e	e	e	e	e	e
Faults	X	×	X	X	$\checkmark$	$\checkmark$	X	$\checkmark$	$\checkmark$	X	X	$\checkmark$	
								9					
Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	с	d	e	
လွ O		a	a	a	a	a	a	a	a	a	a	d	d
l ma			b	b	b	b	b	b	b	b	b	a	e
eg 2				С	С	с	с	с	с	с	с	b	b
Pa 3					d	d	d	е	e	e	e	e	С
Faults	X	X	X	X	~	~	X	~	~	~	X	~	

7 page faults

Process can use 3 frames (3 pages in memory)



Page loaded

#### 6 page faults

## FIFO Replacement

#### Replace pages in the order they come into memory

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	с	d	e	
s O		a	a	a	d	d	d	е	e	e	e	е	e
L ram			b	b	b	a	a	a	a	a	С	с	С
gge 2				с	с	с	b	b	b	b	b	d	d
Faults	×	×	×	×	X	×	×	~	$\checkmark$	X	×	$\checkmark$	

Process can use 3 frames (3 pages in memory)

Page loaded

9 page faults

## FIFO Replacement

#### Replace pages in the order they come into memory

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	с	d	e	
s O		a	a	a	a	a	a	e	e	e	e	d	d
1 <sup>m</sup>			b	b	b	b	b	b	۵	a	a	a	е
B B				С	с	с	С	с	с	b	b	b	b
P 2					d	d	d	d	d	d	С	С	С
Faults	X	X	×	X	~	~	X	X	×	X	X	X	

Process can use 4 frames (4 pages in memory)

Page loaded

10 page faults More frames —> more page faults? Belady's Anomaly

## Locality of Reference

If a process access a memory location, then it is likely that

the same memory location is going to be accessed again in the near future (temporal locality)
 nearby memory locations are going to be accessed in the future (spatial locality)

90% of the execution of a program is sequential

 Most iterative constructs consist of a relatively small number of instructions

Replace page not referenced for the longest time

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b							
ა <sup>კ</sup> 0		a	a	a	a	a	a						
1 au			b	b	b	b	b						
н 96 2				С	с	с	с						
Pa 3					d	d	d						
Faults	X	X	X	X	~	$\checkmark$							

Replace page not referenced for the longest time

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e						
ა ი ა		a	a	a	a	a	a						
1 <sup>La</sup>			b	b	b	b	b						
ய த 2				С	с	с	с						
Pa 3					d	d	d						
Faults	X	X	X	X	~	~	X						

Replace page not referenced for the longest time

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	е						
ა <sup>კ</sup> 0		a	a	a	a	a	a	a					
1 au			b	b	b	b	b	b					
9 9 0 1				С	с	с	с	е					
д 3					d	d	d	d					
Faults	X	X	X	×	~	$\checkmark$	X						

Replace page not referenced for the longest time

Time	0	1	2	3	4	5	6	7	8	9	10	11	12
Trace	a	b	с	d	a	b	e	a	b	с	d	e	
აკ O		a	a	a	a	a	a	a	a	a	a	a	e
1 au			b	b	b	b	b	b	b	b	b	b	b
ы ар 2				С	с	с	с	е	e	e	e	d	d
д 3					d	d	d	d	d	d	с	с	с
Faults	X	X	X	X	$\checkmark$	$\checkmark$	X	$\checkmark$	~	X	X	X	

8 page faults

## Implementing LRU

On reference: timestamp each page On eviction: scan for oldest page Problems: Large page lists Timestamps are costly Solution: approximate LRU  $\square$  after all, LRU is already an approximation! (of OPT) D Next lecture

