





# CS 4120

## Introduction to Compilers

Andrew Myers  
Cornell University

Lecture 16: Basic blocks, CFGs, traces

# Where we are



# IR lowering

- We lower the IR to a canonical form in which code is a sequence of statements, each containing a single side effect.
- Done by transformations that lift side-effecting statements to the top of the IR tree.
- $L[s] = s_1 \dots s_n$
- $L[e] = s_1 \dots s_n; e'$ 
  - Side effects of  $e$  in  $s_i$ . Value of  $e$  computed by side-effect-free  $e'$

# Conditional jumps

- IR is now just a linear list of statements with one side effect per statement
- Still contains **CJUMP** nodes : two-way branches
- Real machines : fall-through branches (*e.g.* **JZ**, **JNZ**)

**CJUMP**(e, t, f)

...  
**LABEL**(t)  
if-true code  
**LABEL**(f)

evaluate e  
**JZ** **f**  
if-true code  
**f** :

# Simple Solution

- Translate CJUMP into conditional branch followed by unconditional branch

CJUMP(TEMP(t1)==TEMP(t2), t, f)

CMP t1, t2

JZ t

JMP f

- JMP is usually gratuitous
- Code can be *reordered* so jump goes to next statement

# Basic blocks

- Unit of reordering is a *basic block*
- A sequence of statements that is always begun at its start and always exits at the end:
  - starts with a LABEL( $n$ ) statement (or beginning of all statements)
  - ends with a JUMP, CJUMP, or RETURN statement, or just before a LABEL statement
  - contains no other JUMP or CJUMP statement
  - contains no interior LABEL used as a jump target
- No point to breaking up a basic block during reordering

LABEL( $l$ )

...

CJUMP( $e, l_1, l_2$ )

# Basic block example

```
CJUMP(e, L2, L3)
LABEL(L1)
MOVE(TEMP(x), TEMP(y))
LABEL(L2)
MOVE(TEMP(x), TEMP(y) + TEMP(z))
JUMP(NAME(L1))
LABEL(L3)
EXP(CALL(NAME(f)), TEMP(x))
```

# Control flow graph

- Control flow graph has basic blocks as nodes
- Edges show control flow between basic blocks

CJUMP(e, L2, L3)

LABEL(L1)

MOVE(TEMP(x), TEMP(y))

LABEL(L2)

MOVE(TEMP(x), TEMP(y) + TEMP(z))

JUMP(NAME(L1))

LABEL(L3)

EXP(CALL(NAME(f)), TEMP(x))

CJUMP(e, L2, L3)

LABEL(L2)

MOVE(TEMP(x), TEMP(y) + TEMP(z))

JUMP(NAME(L1))

LABEL(L3)

EXP(CALL(NAME(f)), TEMP(x))

LABEL(L1)

MOVE(TEMP(x), TEMP(y))

# Fixing conditional jumps


- Reorder basic blocks so that (if possible)
  - the “false” direction of two-way jumps goes to the very next block
  - JUMPs go to the next block (are deleted)
- What if not satisfied?
  - For CJUMP add another JUMP immediately after to go to the right basic block
- How to find such an ordering of the basic blocks?

# Traces


- Idea: order blocks according to a possible *trace*: a sequence of blocks that might (naively) be executed in sequence, never visiting a block more than once
- Algorithm:
  - pick an unmarked block (begin w/ start block)
  - run a trace until no more unmarked blocks can be visited, marking each block on arrival
  - repeat until no more unmarked blocks

# Example


- Possible traces?




# Arranging by traces




- Can use profiling information, heuristics to choose which branch to follow




# Reordered code



# Reversing sense of jumps



# Progress



# Abstract Assembly


- Abstract assembly = assembly code w/ infinite register set
- Canonical intermediate code = abstract assembly code – except for expression trees
- $\text{MOVE}(e_1, e_2) \Rightarrow \text{mov } e2, e1$
- $\text{JUMP}(e) \Rightarrow \text{jmp } e$
- $\text{CJUMP}(e, l) \Rightarrow \text{cmp } e1, e2$   
 $\qquad\qquad\qquad [\text{jne}|\text{je}|\text{jgt}|\dots] \ l$
- $\text{CALL}(e, e_1, \dots) \Rightarrow \text{push } e1; \dots; \text{push } e_n;$   
 $\qquad\qquad\qquad \text{call } e$
- $\text{LABEL}(l) \Rightarrow 1:$

# Instruction selection

- Conversion to abstract assembly is problem of *instruction selection* for a single IR statement node
- Full abstract assembly code: glue translated instructions from each of the statements
- Problem: more than one way to translate a given statement. How to choose?

# Example

MOVE(TEMP(t1), TEMP(t1) + MEM(TEMP(fp)+4))



`mov t2, fp`  
`add t2, 4`  
`mov t3, [t2]`  
`add t1, t3`

?

`add t1, [fp + 4]`

# x86-64 ISA

- Need to map IR tree to actual machine instructions – need to know how instructions work
- 86-64 is *two-address* CISC architecture
- Typical instruction has

*opcode* (**mov, add, sub, shl, shr, imul, idiv, jmp, jcc, push, pop, cmp, test** &c.)

- in AT&T notation: opcodes have width suffix: b=8, w=16, l=32, q=64

– *destination* (**r, [r], [n], [r+k], [r1+r2\*w], [r1+r2\*w+k]**)

- AT&T notation: **r, (r), n, k(r), (r1, r2), (r1, r2, w), k(r1, r2, w)**


– *source*: any legal destination, or a constant n (AT&T notation: \$n)

*opcode*      *dest*      *src*  
  \  
**mov rax, 1**  
**sub rsi, [rbp]**  
**je label1**

**add rbx, rcx**  
**add rdi, [rcx+16\*edi]**  
**jmp [rbp+4]**

# Tiling


- Idea: each instruction performs computation for a piece of the IR tree: a *tile*




```
mov t2, t4  
add t2, 4  
mov t3, (t2)  
add t1, t3
```

- Tiles connected by new temporary registers (**t2**, **t3**) that hold result of tile


# Some tiles



`mov t1, t2`



`mov tf, t1`  
`add tf, t2`      ( $t_f$  a *fresh* temporary)



`mov [t1+t2], i`