

# RISC-V (cont.) & CPU Stages

CS 3410: Computer System Organization and Programming

Spring 2025



# Prelim 1

- Tonight at **7:30pm** in **Statler Auditorium (STL 185)**
- 120 minutes (2 hours)
- Closed-book, closed-notes
  - Reference sheet is provided
- **Bring your student ID**

How do you feel about the prelim?




# Today's Plan

- RISC-V Instructions
  - Loads & Stores
  - Branch If Equal
- Stages of a CPU
- End early!


# On Last Week's Episode...

1. `add a0, a0, a1`




# On Last Week's Episode...

1. `add a0, a0, a1`






# On Last Week's Episode...



# On Last Week's Episode...



# Assembly Programming

## Pseudocode

$a0 = 34$

$a1 = a0 - 13$

$a2 = a1 * 2$

## Assembly



# Assembly Programming

## Pseudocode

- $a0 = 34$
- $a1 = a0 - 13$
- $a2 = a1 * 2$

## Assembly

How do we put  
34 into register  
a0?

# Assembly Programming

## Pseudocode

- $a0 = 0 + 34$
- $a1 = a0 - 13$
- $a2 = a1 * 2$

How do we put  
34 into register  
a0?

Always zero!

## Assembly

```
addi a0, x0, 34
```

# Assembly Programming

## Pseudocode


$a0 = 0 + 34$

$a1 = a0 - 13$

$a2 = a1 * 2$

## Assembly

```
addi a0, x0, 34
```



There is no subtract-immediate instruction...

# Assembly Programming

## Pseudocode

$a0 = 0 + 34$


$a1 = a0 - 13$

$a2 = a1 * 2$

## Assembly

```
addi a0, x0, 34
```

```
addi a1, a0, -13
```



There is no subtract-immediate instruction...

# Assembly Programming

## Pseudocode

$a0 = 0 + 34$

$a1 = a0 - 13$

$a2 = a1 * 2$

## Assembly

```
addi a0, x0, 34
```

```
addi a1, a0, -13
```



Multiplying by 2  
is the same as  
shifting left by 1!

# Assembly Programming

## Pseudocode

$a0 = 0 + 34$

$a1 = a0 - 13$

$a2 = a1 \ll 1$

## Assembly

```
addi a0, x0, 34
```


```
addi a1, a0, -13
```

```
slli a2, a1, 1
```



Multiplying by 2  
is the same as  
shifting left by 1!

# Data Memory!



Larger than registers, but much slower...

# RISC-V Instruction Formats

**R-type**

funct7	rs2	rs1	funct3	rd	op
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

add, and, sll

**I-type**

imm	rs1	funct3	rd	op
12 bits	5 bits	3 bits	5 bits	7 bits

addi, andi


**U-type**

imm	rd	op
20 bits	5 bits	7 bits

lui



# I-Type: Load Instructions




*load byte*  
*load word*  
*load double word*

funct3	mnemonic	Description
000	LB rd, imm(rs1)	$R[rd] = \text{sign\_ext}(\text{Mem}[\text{imm} + R[\text{rs1}]])$
010	LW rd, imm(rs1)	$R[rd] = \text{sign\_ext}(\text{Mem}[\text{imm} + R[\text{rs1}]])$
011	LD rd, imm(rs1)	$R[rd] = \text{Mem}[\text{imm} + R[\text{rs1}]]$

imm field is signed

# S-Type: Store Instructions



base + offset  
addressing

	<b>funct3</b>	<b>mnemonic</b>	<b>description</b>
<i>store byte</i>	000	SB rs2, imm(rs1)	Mem[imm+R[rs1]] = R[rs2]
<i>store word</i>	010	SW rs2, imm(rs1)	Mem[imm+R[rs1]] = R[rs2]
<i>store double word</i>	011	SD rs2, imm(rs1)	Mem[imm+R[rs1]] = R[rs2]

*store byte*  
*store word*  
*store double word*

imm  
field is signed

# Example: Loading From Memory

C

```
// `x` → x12  
int x = 5;  
// `arr` → x15  
int arr[100];  
int y = x + arr[3];
```




RISC-V Assembly

```
lw x10, 12(x15)
```

# Example: Loading From Memory

C

```
// `x` → x12  
int x = 5;  
// `arr` → x15  
int arr[100];  
int y = x + arr[3];
```




RISC-V Assembly

```
lw x10, 12(x15)  
add x11, x12, x10
```

# Example: Storing To Memory

C

```
// `x` → x12  
int x = 5;  
// `arr` → x15  
int arr[100];  
arr[10] = x + arr[3];
```



RISC-V Assembly

```
lw x10, 12(x15)  
add x11, x12, x10  
sw x11, 40(x15)
```

# Instruction Types So Far

- **Arithmetic/Logical**
  - Manipulates / changes data
- **Memory Access**
  - Moves data between data memory and registers
- **Control Flow**
  - Affects the PC: what instruction to execute next



# Branch If Equal: beq

If `rs1 = rs2` then go to the instruction at `label`

```
beq rs1, rs2, label
```

# Example: Loading From Memory



C

```
if (x1  $\neq$  x2) {  
    x3 += 42;  
}  
x3 += 27;
```

RISC-V Assembly

```
beq x1, x2, EXIT
```

```
EXIT:
```

# Example: Loading From Memory

C

```
if (x1 ≠ x2) {  
    x3 += 42;   
}  
x3 += 27;
```

RISC-V Assembly

```
beq x1, x2, EXIT  
addi x3, x3, 42  
EXIT:
```

# Example: Loading From Memory

C

```
if (x1  $\neq$  x2) {  
    x3 += 42;  
}  
x3 += 27; ←
```

RISC-V Assembly

```
beq x1, x2, EXIT  
addi x3, x3, 42  
EXIT:  
addi x3, x3, 27
```


# Today's Plan

- RISC-V Instructions
  - Loads & Stores
  - Branch If Equal
- **Stages of a CPU**
- End early!




# Stage 1: Fetch

F: Fetch




***Fetch*** the next instruction from the instruction memory

# Stage 2: Decode




***Decode*** the instruction bits, producing control signals

# Stage 3: Execute




***Execute*** the instruction using the ALU

# Stage 4: Access Memory



Access  
*memory*

# Stage 5: Write back



**Write**  
results  
back into  
register file

# Today's Plan

- RISC-V Instructions
  - Loads & Stores
  - Branch If Equal
- Stages of a CPU
- **End early!**

