
RISC-V


CS 3410: Computer System Organization and Programming

Spring 2025





THIS IS WHAT LEARNING LOGIC GATES FEELS LIKE





Logistics


- A3: Huffman Encoding was due last night; accepted late using slip days until Saturday (2/15)
- Lab 4: GDB to be completed in-class today & tomorrow
- No homework over February break
 - No class on Tuesday (2/18)!!
- **Prelim 1** next Thursday (2/20) @ 7:30pm in STL185
 - We will have a lecture next Thursday (2/20)
 - A4: CPUSIM will be released Thursday (2/20)

Roadmap

- Machine Code & ISAs
- RISC-V Overview
 - Instruction Encoding
 - Arithmetic Instructions
 - Logical Instructions
 - Immediate Instructions
 - Assembly Programming

Levels of Languages

RISC-V assembly language



RISC-V machine code

High Level Language

- C, Java, Python, Rust, ...
- Loops, control flow, variables

Assembly Language

- No symbols (except labels)
- One operation per statement
- "human readable machine language"

Machine Code

- Binary-encoded assembly
- Labels become addresses
- The language of the CPU






ALU, Control, Register File, ...

Machine Implementation (Microarchitecture)

F

Instruction Processing







RISC-V

- An instruction set architecture (ISA)
 - A *language* for machine code
- Design Principles
 - Simplicity favors regularity
 - 32-bit instructions
 - General purpose
 - Open source!







Why learn Assembly Programming?


- You get to understand the language that the computer actually speaks
- Relevant for exceptional cases:
 - 1. Performance-sensitive applications (e.g., FFmpeg)
 - 2. Operating systems
 - 3. Security-sensitive applications (e.g., to avoid timing attacks)
 - 4. Advanced diagnostics (e.g., compiler bugs!)




Have you programmed in assembly before?




Demo













4. R[a0] + R[a1]1. add a0, a0, a1 3. a0 Reg 0 Reg 1 Instruction inst ALU 3. **a1** memory register file 32 3. add 12 5 5 5 64 00 PC new pc control calculation 2. add a0, a0, a1




4. R[a0] + R[a1]1. add a0, a0, a1 3. a0 Reg 0 Reg 1 Dw **a0** Instruction inst ALU 3. **a1** memory register file 32 3. add 12 5 5 5 64 00 PC new pc control calculation 2. add a0, a0, a1



Registers

- RISC-V has 32 registers
 - Each stores 64-bit integers
- Different registers are used for different purposes
 - x0 is also known as zero
 - x10 through x17 are a0 through a7
 - x5,x6,x7,x28-x31 are t0t6
 - x8, x9, x18-x27 are s0-s11

Register name	Symbolic name	Description
32 integer registers		
х0	zero	Always zero
x1	ra	Return address
x2	sp	Stack pointer
х3	gp	Global pointer
x4	tp	Thread pointer
x5	tO	Temporary / alternate return address
x6-7	t1-2	Temporaries
x8	s0/fp	Saved register / frame pointer
x9	s1	Saved register
x10-11	a0-1	Function arguments / return values
x12–17	a2–7	Function arguments
x18–27	s2–11	Saved registers
x28–31	t3–6	Temporaries
	32 fl	oating-point extension registers
f0-7	ft0-7	Floating-point temporaries
f8–9	fs0-1	Floating-point saved registers
f10–11	fa0-1	Floating-point arguments/return values
f12–17	fa2-7	Floating-point arguments
f18–27	fs2-11	Floating-point saved registers
f28–31	ft8–11	Floating-point temporaries





Instruction Types

Arithmetic

• add, subtract, shift left, shift right, multiply, divide

Memory

- load value from memory to a register
- store value to memory from a register

Control flow

- conditional jumps (branches)
- jump and link (subroutine call)

Many other instructions are possible

- vector add/sub/mul/div, string operations
- manipulate coprocessor
- I/O



RISC-V Instruction Types

Arithmetic/Logical

- R-type: result and two source registers, shift amount
- I-type: result and source register, shift amount in 12-bit immediate with sign/zero extension
- U-type: result register, 20-bit immediate with sign/zero extension

Memory Access

- I-type for loads and S-type for stores
- load/store between registers and memory
- word, half-word and byte operations

Control flow

- **S-type:** conditional branches: pc-relative addresses
- **U-type:** jump-and-link
- I-type: jump-and-link register



The Manual



R-Type (1): Arithmetic and Logic

funct7	funct3	mnemonic	description
0000000	000	ADD rd, rs1, rs2	R[rd] = R[rs1] + R[rs2]
0100000	000	SUB rd, rs1, rs2	R[rd] = R[rs1] - R[rs2]
0000000	110	OR rd, rs1, rs2	R[rd] = R[rs1] R[rs2]
0000000	100	XOR rd, rs1, rs2	$R[rd] = R[rs1] \oplus R[rs2]$



R-Type (1): Arithmetic and Logic

0000000011001000100001000110011

```
25 24
             20 19
                  15 14 12 11
                             7 6
funct7 rs2 rs1 funct3 rd
                                  op
 7 bits 5 bits 5 bits 5 bits 7 bits
```

funct7	funct3	mnemonic	description
0000000	000	ADD rd, rs1, rs2	R[rd] = R[rs1] + R[rs2]
0100000	000	SUB rd, rs1, rs2	R[rd] = R[rs1] - R[rs2]
0000000	110	OR rd, rs1, rs2	R[rd] = R[rs1] R[rs2]
0000000	100	XOR rd, rs1, rs2	$R[rd] = R[rs1] \oplus R[rs2]$





example:

 $x4 = x8 \oplus x6 \quad #XOR \quad x4, \quad x8, \quad x6$ rd, rs1,rs2

Aside: Truncation

• Suppose we want to convert an 8-bit value into a 4-bit value

$$0000 \ 0111 = 7 = 0111$$

$$0000 \ 1111 = 15 \neq 1111 \ (-1)$$



Aside: Zero-Extension

Suppose we want to convert a 4-bit number into an 8-bit number

$$1 = 0001 = 0000 0001$$



Aside: Sign-Extension

 Suppose we want to convert a 4-bit negative number into an 8-bit number

$$-1 = 1111$$

Remember negative numbers are encoded using **Two's Complement**!



Aside: Sign-Extension

 Suppose we want to convert a 4-bit negative number into an 8-bit number

$$-1 = 1111 = 1111 1111$$



The MSB bit (i.e., the sign-bit!) is copied!



Aside: Truncation & Extension

- Truncation decreases the size of a value
- Extension increases the size of a value
 - **Zero-extension** fills upper bits with 0
 - Used to extend *unsigned* numbers
 - Sign-extension fills upper bits with copies of the most-significant bit
 - Used to extend *signed* numbers

R-Type (2): Shift Instructions

funct7	funct3	mnemonic	description
0000000	001	SLL rd, rs1, rs2	R[rd] = R[rs1] << R[rs2]
0000000	101	SRL rd, rs1, rs2	R[rd] = R[rs1] >>> R[rs2] (zero ext.)
0100000	101	SRA rd, rs1, rs2	R[rd] = R[rt] >>> R[rs2] (sign ext.)



R-Type (2): Shift Instructions

0000000011000100001010000110011

	funct7	funct3	mnemonic	description
	0000000	001	SLL rd, rs1, rs2	R[rd] = R[rs1] << R[rs2]
, i	0000000	101	SRL rd, rs1, rs2	R[rd] = R[rs1] >>> R[rs2] (zero ext.)
	0100000	101	SRA rd, rs1, rs2	R[rd] = R[rt] >>> R[rs2] (sign ext.)

example: $x8 = x4 * 2^{x6} # SLL x8, x4, x6$ x8 = x4 << x6 rd, rs1,rs2



I-Type (1): Arithmetic w/ immediates

```
imm rs1 funct3 rd op

12 bits 5 bits 3 bits 5 bits 7 bits
```

funct3	mnemonic	description
000	ADDI rd, rs1, imm	R[rd] = R[rs1] + imm
111	ANDI rd, rs1, imm	R[rd] = R[rs1] & sign_extend(imm)
110	ORI rd, rs1, imm	R[rd] = R[rs1] sign_extend(imm)



I-Type (1): Arithmetic w/ immediates

0000000010100110000001100010011

```
imm rs1 funct3 rd op

12 bits 5 bits 3 bits 5 bits 7 bits
```

funct3	mnemonic	description
000	ADDI rd, rs1, imm	R[rd] = R[rs1] + imm
111	ANDI rd, rs1, imm	R[rd] = R[rs1] & sign_extend(imm)
110	ORI rd, rs1, imm	R[rd] = R[rs1] sign_extend(imm)

example: x6 = x6 + 5 # ADDI x6, x6, 5 x6 += 5 rd, rs1, imm



To compile the code y = z + n, assuming n is an integer, y is stored in x1, and z is stored in x2, you can use the ADDI instruction. What is the largest number n for which we can continue to use ADDI?

12

$$2^{12-1} - 1 = 2047$$

$$2^{12} - 1 = 4095$$

$$2^{16} - 1 = 65535$$

$$2^{32-1} - 1 \approx 2.1$$
 billion

To compile the code y = z + n, assuming n is an integer, y is stored in x1, and z is stored in x2, you can use the ADDI instruction. What is the largest number n for which we can continue to use ADDI?

12

$$2^{12-1} - 1 = 2047$$

0%

0%

$$2^{12} - 1 = 4095$$

0%

$$2^{16} - 1 = 65535$$

0%

$$2^{32-1}-1\approx 2.1$$
 billion

0%

To compile the code y = z + n, assuming n is an integer, y is stored in x1, and z is stored in x2, you can use the ADDI instruction. What is the largest number n for which we can continue to use ADDI?

12

0%

$$(2^{12-1} - 1 = 2047)$$

0%

$$2^{12} - 1 = 4095$$

0%


$$2^{16} - 1 = 65535$$

0%

$$2^{32-1} - 1 \approx 2.1$$
 billion


0%

U-Type (1): Load Upper Immediate



mnemonic	description
LUI rd, imm	R[rd] = imm << 12

U-Type (1): Load Upper Immediate



mnemonic	description
LUI rd, imm	R[rd] = imm << 12



```
example: x5 = 0x5000 # LUI x5, 5 rd, imm
```

```
Typical Usage Pattern: LUI x5, 0x12345

ADDI x5, x5 0x678

1 2 3 4 5
```

00010010001101000101 shift by 12:

000100100011010001010000000000000000 + 0x678: 00010010001101000101111000



Nobody has responded yet.

Hang tight! Responses are coming in.

Pseudocode

- \bullet a0 = 34
 - $\mathbf{0}$ 1 = a0 13
 - a2== a1 * 2

How do we put 34 into register a0?




Pseudocode

$$\mathbf{1} = \mathbf{a} \cdot \mathbf{0} - \mathbf{1} \cdot \mathbf{3}$$

$$a2 = a1 * 2$$

How do we put 34 into register a0?





Pseudocode

$$a0 = 0 + 34$$

$$a1 = a0 - 13 \bullet$$

$$a2 = a1 * 2$$

There is no subtractimmediate instruction...



Pseudocode

$$a0 = 0 + 34$$

$$a1 = a0 - 13 \bullet$$

$$a2 = a1 * 2$$

There is no subtractimmediate instruction...



Pseudocode

$$a0 = 0 + 34$$

$$a1 = a0 - 13$$

$$a2 = a1 * 2$$

Multiplying by 2 is the same as shifting left by 1!



Pseudocode

$$a0 = 0 + 34$$

$$a1 = a0 - 13$$

$$a2 = a1 \ll 1$$

Multiplying by 2 is the same as shifting left by 1!



Takeaways

- Machine code (encoded in binary) is the language of the computer
- ISAs provide meaning to the machine code
 - RISC-V, Arm, x86
- Assembly instructions tell the processor what to do
 - These instructions have a specific binary encoding

Everything is just bits!