
State

CS 3410: Computer System Organization and Programming






[K. Bala, A. Bracy, G. Guidi, E. Sirer, A. Sampson, Z. Susag, and H. Weatherspoon]




Start the presentation to see live content. For screen share software, share the entire screen. Get help at **pollev.com/app**





Ē






Ē

Big Picture: How to Design a Processor








Ē

Doesn't remember anything

Memory








Can't compute anything





Big Picture: How to Design a Processor

Processor






Ē

Runs code; does computations




Cornell Bowers C^IS **Computer Science**

Doesn't remember anything







Big Picture: How to Design a Processor























- We can generalize 1-bit Full Adders to 32 bits, 64 bits ...
- Arithmetic Logic Unit (ALU) adds, subtracts, shifts, logic OR, AND, XOR, etc





Goal for today


• How do we store results





Stateful Components

- Until now is combinational logic
 - Output is computed when inputs are present
 - System has no internal state
 - Nothing computed in the present can depend on what happened in the past!




- Need a way
 - to record data
 - to build stateful circuits
 - state-holding device



Stateful Components

- Until now is combinational logic
 - Output is computed when inputs are present
 - System has no internal state
 - Nothing computed in the present can depend on what happened in the past!



- Need a way
 - to record data
 - to build stateful circuits
 - state-holding device



Goals for Today

State

- How do we store one bit?
- Attempts at storing (and changing) one bit
 - Set-Reset Latch
 - D Latch
 - D Flip-Flops
- How do we store N bits?
 - Register: storing more than one bit, N-bits







How do we store store one bit?



First Attempt: Unstable Devices











Second Attempt: Bistable Devices

• Stable and unstable equilibria?




A Simple Device


In stable state, A != B












Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

S	R	Q	Q
0	0		
0	1		
1	0		
1	1		

Set-Reset (S-R) Latch Stores a value Q and its complement






Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0


S	R	Q	Q
0	0		
0	1	0	1
1	0		
1	1		

Set-Reset (S-R) Latch Stores a value Q and its complement





Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0



Set-Reset (S-R) Latch Stores a value Q and its complement

What are the values for Q and \overline{Q} ?

- a) 0 and 0
- b) 0 and 1
- c) 1 and 0
- d) 1 and 1

PollEV Question


24



What are the values for Q and !Q? (2) 0 0 and 0 0% 0 and 1 0% 1 and 0 0% 1 and 1 0% Start the presentation to see live content. For screen share software, share the entire screen. Get help at **pollev.com/app**

ουπρατοι ουισπου

PED A.D.



0 and 1

1 and 0


1 and 1

b)

C)

d)

Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0




Set-Reset (S-R) Latch Stores a value Q and its complement

PollEV Question

What are the values for Q and \overline{Q} ? a) 0 and 0





Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0


	S	R	Q	Q
	0	0	Q	Q
	0	1	0	1
	1	0	1	0
	1	1		
Cornell Bowers C	2			

Set-Reset (S-R) Latch Stores a value Q and its complement




Computer Science

1



 \overline{Q} will be 0 since S is 1

Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0



Set-Reset (S-R) Latch Stores a value Q and its complement

What happens when S,R changes from 1,1 to 0,0?




What's wrong with the SR Latch? PollEV Question

- A. Q is undefined when S=1 and R=1
 - (That's why this is called the forbidden state.)
- B. Q oscillates between 0 and 1 when the inputs transition from 1,1
 → 0,0
- C. The SR Latch is problematic b/c it has two outputs to store a single bit.
- D. There is nothing wrong with the SR Latch!



Vhat	t's wrong with the SR Latch?	c 🖉 0
	Q is undefined when S=1 and R=1 (That's why this is called the forbidden state.)	
		0%
	Q oscillates between 0 and 1 when the inputs transition from 1,1 -> 0,0	0%
		070
	The SR Latch is problematic b/c it has two outputs to store a single bit.	0%
	There is nothing wrong with the SR Latch!	
		0%

VDED A.D.



Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

S	R	Q	Q
0	0	Q	Q
0	1	0	1
1	0	1	0
1	1	forbidden	

Set-Reset (S-R) Latch

Stores a value Q and its complement


What happens when S,R changes from 1,1 to 0,0?


Q and \overline{Q} become unstable and will oscillate wildly between values 0,0 to 1,1 to 0,0 to 1,1 ...



Cornell Bowers C^IS

Computer Science





S	R	Q	$\overline{\mathbf{Q}}$	
0	0	Q	$\overline{\mathbf{Q}}$	hold
0	1	0	1	reset
1	0	1	0	set
1	1	forbidden		

Set-Reset (S-R) Latch Stores a value Q and its complement



Cornell Bowers C^IS

Computer Science

Ē

Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.




Next Goal


How do we avoid the forbidden state of S-R Latch?



Fourth Attempt: (Unclocked) D Latch-




Fill in the truth table?



Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0



Fourth Attempt: (Unclocked) D Latch



Fill in the truth table?


Data (D) Latch

- Easier to use than an SR latch
- No possibility of entering an undefined state

When D changes, Q changes

- ... immediately (...after a delay of 2 Ors and 2 NOTs)

Cornell Bowers GIS ed to control when the output changes



S

R

Α	В	OR	NOR
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding the forbidden state.






How do we coordinate state changes to a D Latch?



Aside: Clocks

Clock helps coordinate state changes

- Usually generated by an oscillating crystal
- Fixed period
- Frequency = 1/period





Clock Disciplines

Level sensitive


• State changes when clock is high (or low)

 $\mathcal{N})$

Edge triggered

• State changes at clock edge

positive edge-triggered




negative edge-triggered



Clock Methodology

Clock Methodology




Edge-Triggered → signals must be stable near falling edge "near" = before and after t_{setup} t_{hold}



Round 2: D Latch (1) D S Q R \overline{Q}


• Inverter prevents SR Latch from entering 1,1 state






Round 2: D Latch (1) D S Q R \overline{Q}

• Inverter prevents SR Latch from entering 1,1 state






Round 2: D Latch (1)



C = 1, D Latch *transparent*: set/reset (according to D) C = 0, D Latch *opaque*: keep state (ignore D)


- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes





Round 2: D Latch (1)


Ę



C = 1, D Latch *transparent*: set/reset (according to D) C = 0, D Latch *opaque*: keep state (ignore D)

	S	R	Q	\overline{Q}	
	0	0	Q	\overline{Q}	hold
	0	1	0	1	reset
Cornell Dowers	1	0	1	0	set
Cornell Bowers (Computer Sci	ence	1	forbidden		en


- Level sensitive
- Inverter prevents SR Latch from entering 1,1 state
- C enables changes







45

PollEV Question



What is the value of Q at A & B?
a) A = 0, B = 0
b) A = 0, B = 1
c) A = 1, B = 0
d) A = 1, B = 1







What is the value of Q at A & B?	c 🖉 0
A = 0, B = 0	
	0%
A = 0, B = 1	00/
	0%
A = 1, B = 0	0%
A = 1, B = 1	
	0%

Start the presentation to see live content. For screen share software, share the entire screen. Get help at **pollev.com/app**


ουπρατοι ουισπου


TOED A.D.

PollEV Question

D

clk






Q


clk	D	Q	Q
0	0	Q	\overline{Q}
0	1	Q	Q
1	0	0	1
1	1	1	0




PollEV Question




Level Sensitive D Latch Clock high: set/reset (according to D) Clock low: keep state (ignore D)









- Edge-Triggered
- Data captured when clock high
- Output changes only on falling edges



Round 3: D Flip-Flop

Ę

Clock = 1: L1 transparent


L2 opaque When CLK rises (0→1), now X can change, Q does not change

Clock = 0: L1 opaque


L2 transparent


When **CLK falls** $(1 \rightarrow 0)$,

Cornell Bowers CIS Q gets X, X cannot change Computer Science D passes through L1 to X



X passes through L2 to Q







<₹0
%
%
%
%
70

Start the presentation to see live content. For screen share software, share the entire screen. Get help at **pollev.com/app**


ουπρατοι ουισπου

TOED A.D.






Building a D Flip Flop (DFF)




Step 1: Create an SR Latch

Set	Reset	Q
0	0	Q
0	1	0
1	0	1
1	1	?






Building a D Flip Flop (DFF)




Step 1: Create an SR Latch Step 2: Create a D Latch

Clk	Data	Q
0	0	Q
0	1	Q
1	0	0
1	1	1






Building a D Flip Flop (DFF)



Step 1: Create an SR Latch

Step 2: Create a D Latch

Step 3: Duplicate the D Latch, chain together





Takeaway



Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.



(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state.



An Edge-Triggered D Flip-Flip (aka Master-Slave D Flip-Flip) stores one bit. The bit can be changed in a synchronized fashion on the edge of a clock signal.




Next Goal

How do we store more than one bit, N bits?






Registers



Register


• D flip-flops in parallel






Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write_enable, reset, ...






Computer Science

Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write_enable, reset, ...



Takeaway


Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state.

An Edge-Triggered D Flip-Flip (aka Master-Slave D Flip-Flip) stores one bit. The bit can be changed in a synchronized fashion on the edge of a clock signal.

An N-bit register stores N-bits. It is created with N D-Flip-Flops in parallel along with a shared clock.







Computer Science

Register

- D flip-flops in parallel
- shared clock
- extra clocked inputs: write_enable, reset, ...








Register File


- N read/write registers
- Indexed by register number

Registers


Cornell Bowers C[.]IS Computer Science

- Numbered from 0 to 31
- Can be referred by number: x0, x1, x2, ... x31
 - May also see \$0, \$1, \$2 or r0, r1, r2
- Convention, each register also has a name:
 - x16 x23 → s0-s7 ("s registers")
 - x8 x15 → t0 t7 ("t registers")










PC is register!

- PC is the Program Counter
- Stores the memory address of the next instruction

00:	addi	x5,	x0,	10
04:	slli	x5,	x5,	2
08:	addi	x5,	x5,	15









Takeaway

Set-Reset (SR) Latch can store one bit and we can change the value of the stored bit. But, SR Latch has a forbidden state.

(Unclocked) D Latch can store and change a bit like an SR Latch while avoiding a forbidden state.

An Edge-Triggered D Flip-Flip (aka Master-Slave D Flip-Flip) stores one bit. The bit can be changed in a synchronized fashion on the edge of a clock signal.

An N-bit register stores N-bits. It is created with N D-Flip-Flops in parallel along with a shared clock.



Summary

We store data values

- Stateful circuit elements (D Flip Flops, Registers, ...)
- Clock to synchronize state changes

