# Parallelism, Multicore, and Synchronization

#### **CS 3410**

Computer Science

Cornell University

[K. Bala, A. Bracy, M. Martin, S. McKee, A. Roth E. Sirer, and H. Weatherspoon]

## **iClicker Question**

Which of the following is trouble-free code?

B

```
{ int a;
```
}

}

```
…
return &a;
```

```
char *rubble() 
  { char s[20];
    gets(s); 
    return s;
C
```

```
2
A int *bubble() B int *toil()
                           \{ int *s;
                             s = (int *)malloc(20);
                             … 
                             return s; 
                           }
                        D int *trouble()
                           \{ int *s;
                             s = (int *)malloc(20);
                             … 
                             free(s); 
                             … 
                             return s; 
                           }
```
## Evil things allowed by C

#### *Don't ever write code like this!*

```
Dangling pointers 
into freed heap mem
```

```
void some function() {
  int *x = malloc(1000);
  int *y = malloc(2000);
  free(y);
  int z = \text{malloc}(3000);
  y[20] = 7;}<br>}
```
#### Dangling pointers into old stack frames

```
void f1() {
  int *x = f2();
  int y = *x + 2;}
int *f2() {
  int a = 3;
  return &a;
}
```
## Performance Improvement 101



2 Classic Goals of Architects: Clock period ( Clock frequency) Cycles per Instruction ( IPC)

# Clock frequencies have stalled

**Darling** of performance improvement for decades

Why is this no longer the strategy?

Hitting Limits:

- Pipeline depth
- Clock frequency
- Moore's Law & Technology Scaling
- Power

# Improving IPC via ILP

*You've seen:*

Exploiting Intra-instruction parallelism:

Pipelining (decode A while fetching B) *You haven't seen:*

Exploiting Instruction Level Parallelism (ILP): Multiple issue pipeline (2-wide, 4-wide, *etc.*)

- Statically detected by compiler (VLIW)
- Dynamically detected by HW

Dynamically Scheduled (OoO)

### **Static Multiple Issue**

a.k.a. Very Long Instruction Word (VLIW) Compiler groups instructions to be issued together

• Packages them into "issue slots"

How does HW detect and resolve hazards? It doesn't.  $\odot$  Compiler must avoid hazards

Example: Static Dual-Issue 32-bit MIPS

- Instructions come in pairs (64-bit aligned)
	- One ALU/branch instruction (or nop)
	- One load/store instruction (or nop)

## **MIPS with Static Dual Issue**

#### Two-issue packets

- One ALU/branch instruction
- One load/store instruction
- 64-bit aligned
	- ALU/branch, then load/store
	- Pad an unused instruction with nop



## **Scheduling Example**

#### Schedule this for dual-issue MIPS





**Clicker Question:** What is the IPC of this machine? (A) 0.8 (B) 1.0 (C) 1.25 (D) 1.5 (E) 2.0 (*hint:* think completion rates)

## **Techniques and Limits of Static Scheduling**

Goal: larger instruction windows (to play with)

- Predication
- Loop unrolling
- Function in-lining
- Basic block modifications (superblocks, *etc.*)

Roadblocks

- Memory dependences (aliasing)
- Control dependences

# Improving IPC via ILP

Exploiting Intra-instruction parallelism: Pipelining (decode A while fetching B)

Exploiting Instruction Level Parallelism (ILP): Multiple issue pipeline (2-wide, 4-wide, *etc.*)

- Statically detected by compiler (VLIW)
- Dynamically detected by HW Dynamically Scheduled (OoO)

### **Dynamic Multiple Issue**

aka SuperScalar Processor (c.f. Intel)

- CPU chooses multiple instructions to issue each cycle
- Compiler can help, by reordering instructions….
- … but CPU resolves hazards

# Improving IPC via ILP

Exploiting Intra-instruction parallelism: Pipelining (decode A while fetching B)

Exploiting Instruction Level Parallelism (ILP): Multiple issue pipeline (2-wide, 4-wide, *etc.*)

- Statically detected by compiler (VLIW)
- Dynamically detected by HW Dynamically Scheduled (OoO)

## **Dynamic Scheduling**

Even better: Speculation/Out-of-order Execution

- Execute instructions as early as possible
- Aggressive register renaming (indirection to the rescue!)
- Guess results of branches, loads, etc.
- Roll back if guesses were wrong
- Don't commit results until all previous insns committed

## **Effectiveness of OoO Superscalar**

### **It was awesome, but then it stopped improving**

#### Limiting factors?

- Programs dependencies
- Memory dependence detection  $\rightarrow$  be conservative

 $-$  e.g. Pointer Aliasing: A[0]  $+= 1; B[0]$   $*= 2;$ 

- Hard to expose parallelism
	- Still limited by the fetch stream of the static program
- Structural limits
	- Memory delays and limited bandwidth
- Hard to keep pipelines full, especially with branches

# Improving IPC via LAQ TLP

Exploiting Thread-Level parallelism

Hardware multithreading to improve utilization:

- Multiplexing multiple threads on single CPU
- Sacrifices latency for throughput
- Single thread cannot fully utilize CPU? *Try more!*
- Three types:
	- Course-grain (has preferred thread)
	- Fine-grain (round robin between threads)
	- Simultaneous (hyperthreading)

# What is a thread?

Process: multiple threads, code, data and OS state Threads: concurrent computations that share the same address space

- Share: code, data, files
- Do not share: regs or stack



# **Standard Multithreading Picture**

Time evolution of issue slots

• Color = thread, white = no instruction









Switch threads every cycle



Insns from multiple threads coexist <sup>19</sup>

### **Power Efficiency**



#### *Those simpler cores did something very right.*



### Unintended Side Effect: Power Limits



### **Power Wall**

Power = capacitance  $*$  voltage<sup>2</sup>  $*$  frequency In practice: Power  $\sim$  voltage<sup>3</sup> Lower Frequency

Reducing voltage helps (a lot) ... so does reducing clock speed Better cooling helps

The power wall

- We can't reduce voltage further
- We can't remove more heat

### **Why Multicore?**



### **Power Efficiency**



*Those simpler cores did something very right.*

## **Parallel Programming**

Q: So lets just all use multicore from now on! A: Software must be written as parallel program

Multicore difficulties

- Partitioning work
- Coordination & synchronization
- Communications overhead
- How do you write parallel programs?

... without knowing exact underlying architecture?

### **Work Partitioning**

Partition work so all cores have something to do





### **Load Balancing**

Need to partition so all cores are actually working





### Amdahl's Law

If tasks have a serial part and a parallel part… Example:

> step 1: divide input data into *n* pieces step 2: do work on each piece step 3: combine all results

Recall: Amdahl's Law

As number of cores increases …

- time to execute parallel part? goes to zero
- time to execute serial part? Remains the same
- *Serial part eventually dominates*

### **Amdahl's Law**







## Parallelism is a necessity

Necessity, not luxury Power wall

Not easy to get performance out of

Many solutions Pipelining Multi-issue Multithreading Multicore

## **Parallel Programming**

Q: So lets just all use multicore from now on! A: Software must be written as parallel program

Multicore difficulties

- Partitioning work
- Coordination & synchronization
- Communications overhead
- How do you write parallel programs?

... without knowing exact underlying architecture?

## **Parallelism & Synchronization**

Cache Coherency

• Processors cache *shared* data  $\rightarrow$  they see different (incoherent) values for the *same* memory location

Synchronizing parallel programs

- Atomic Instructions
- HW support for synchronization

How to write parallel programs

- Threads and processes
- Critical sections, race conditions, and mutexes

# **Shared Memory Multiprocessors**

Shared Memory Multiprocessor (SMP)

- Typical (today):  $2 4$  processor dies,  $2 8$  cores each
- Hardware provides *single physical address* space for all processors



## **Cache Coherency Problem**

*Thread A (on Core0) Thread B (on Core1)* for(int  $i = 0$ ,  $i < 5$ ;  $i++$ ) { for(int  $j = 0$ ;  $j < 5$ ;  $i++$ ) {  $x = x + 1;$   $x = x + 1;$ } }

What will the value of x be after both loops finish?



# **Cache Coherency Problem**

*Thread A (on Core0) Thread B (on Core1)* for(int  $i = 0$ ,  $i < 5$ ;  $i++$ ) { for(int  $j = 0$ ;  $j < 5$ ;  $i++$ ) {  $x = x + 1;$   $x = x + 1;$ } }

What will the value of x be after both loops finish? (x starts as 0)

a) 6

b) 8

c) 10

- d) Could be any of the above
- e) Couldn't be any of the above  $36$

# Cache Coherency Problem, WB \$

- *Thread A (on Core0) Thread B (on Core1)*
- $StO=0$
- \$t0=1 ADDIU \$t0, \$t0, 1
- } } *Problem!*  $x=1$  SW \$t0, addr(x)
- for(int  $i = 0$ ,  $i < 5$ ;  $i++$ ) { for(int  $j = 0$ ;  $j < 5$ ;  $j++$ ) { LW  $$t0, addr(x)$   $$t0=0$  LW  $$t0, addr(x)$ 
	- $ADDIU$  \$t0, \$t0, 1  $$to_{t0=1}$  ADDIU \$t0, \$t0, 1
	- $SW \$ \$t0,  $addr(x)$   $x=1$   $SW \$ \$t0,  $addr(x)$



### Not just a problem for Write-Back Caches

#### Executing on a write-thru cache:





# **Two issues**

#### **Coherence**

- What values can be returned by a read
- Need a globally uniform (consistent) view of a single memory location
- **Solution:** Cache Coherence Protocols

#### **Consistency**

- When a written value will be returned by a read
- Need a globally uniform (consistent) view of *all memory locations relative to each other*

**Solution: Memory Consistency Models** 

# **Hardware Cache Coherence**



#### **Coherence**

• all copies have same data at all times

#### **Coherence controller**:

- Examines bus traffic (addresses and data)
- Executes **coherence protocol**
	- What to do with local copy when you see different things happening on bus

Three processor-initiated events

- **Ld**: load
- **St**: store
- **WB**: write-back

Two remote-initiated events

- **LdMiss**: read miss from *another* processor
- **StMiss**: write miss from *another* processor

# **VI Coherence Protocol**



### **VI (valid-invalid) protocol**:

- Two states (per block in cache)
	- **V (valid)**: have block
	- **I (invalid)**: don't have block
	- + Can implement with valid bit

### Protocol diagram (left)

- If *you* load/store a block: transition to **V**
- If anyone *else* wants to read/write block:
	- Give it up: transition to **I** state
	- Write-back if your own copy is dirty

# VI Protocol (Write-Back Cache)



**lw** by Thread B generates an "other load miss" event (LdMiss)

• Thread A responds by sending its dirty copy, transitioning to **I**

# **VI Coherence Question**



# $VI \rightarrow MSI$



#### VI protocol is inefficient

- Only one cached copy allowed in entire system
- Multiple copies can't exist even if read-only
	- Not a problem in example
	- Big problem in reality

#### **MSI (modified-shared-invalid)**

- Fixes problem: splits "V" state into two states
	- **M (modified)**: local dirty copy
	- **S (shared)**: local clean copy
- Allows **either**
	- Multiple read-only copies (S-state) **--OR--**
	- Single read/write copy (M-state)

Load, Store

# **MSI Protocol (Write-Back Cache)**



Thread B

lw t0,  $0(r3)$ , ADDIU \$t0,\$t0,1 sw t0,0(r3)

0  $S:0$  0 CPU0 CPU1 Mem







**lw** by Thread B generates a "other load miss" event (LdMiss)

• Thread A responds by sending its dirty copy, transitioning to **S sw** by Thread B generates a "other store miss" event (StMiss)

• Thread A responds by transitioning to **I**

# **Cache Coherence and Cache Misses**

Coherence introduces two new kinds of cache misses

- **Upgrade miss**
	- On stores to read-only blocks
	- Delay to acquire write permission to read-only block
- **Coherence miss**
	- Miss to a block evicted by another processor's requests
- Making the cache larger…
	- Doesn't reduce these type of misses
	- As cache grows large, these sorts of misses dominate

#### **False sharing**

- Two or more processors sharing parts of the same block
- But *not* the same bytes within that block (no actual sharing)
- Creates pathological "ping-pong" behavior
- Careful data placement may help, but is difficult

### **More Cache Coherence**

In reality: many coherence protocols

- Snooping: VI, MSI, MESI, MOESI, …
	- But Snooping doesn't scale
- Directory-based protocols
	- Caches & memory record blocks' sharing status in directory
	- Nothing is free  $\rightarrow$  directory protocols are slower!

#### Cache Coherency:

- requires that reads return most recently written value
- Is a hard problem!

## **Clicker Question**

A single core machine that supports multiple threads can experience a coherence miss.

- A. True
- B. False

C. Cannot be answered with the information given

## Are We Done Yet?

Thread A lw t0,  $0(r3)$  Thread B

 $lw$  to,  $0(r3)$ ADDIU \$t0,\$t0,1 sw  $t0,0(x)$ 





ADDIU \$t0,\$t0,1 sw  $t0,0(x)$ 

 $M:1$  |: | 1

### What just happened??? Is MSI Cache Coherency Protocol Broken??

# **Clicker Question**

The Previous example shows us that

- a) Caches can be incoherent even if there is a coherence protocol.
- b) The MSI protocol is not rich enough to support coherence for multi-threaded programs
- c) Coherent caches are not enough to guarantee expected program behavior.
- d) Multithreading is just a really bad idea.
- e) All of the above

# **Programming with threads**

Within a thread: execution is sequential

Between threads?

- No ordering or timing guarantees
- Might even run on different cores at the same time

Problem: hard to program, hard to reason about

- Behavior can depend on subtle timing differences
- Bugs may be impossible to reproduce

Cache coherency is necessary but **not** sufficient…

Need explicit synchronization to make guarantees about concurrent threads!

### **Race conditions**

Timing-dependent error involving access to shared state Race conditions depend on how threads are scheduled

• i.e. who wins "races" to update state

Challenges of Race Conditions

- Races are intermittent, may occur rarely
- Timing dependent = small changes can hide bug

Program is correct *only* if *all possible* schedules are safe

- Number of possible schedules is huge
- Imagine adversary who switches contexts at worst possible time

## **Hardware Support for Synchronization**

Atomic read & write memory operation

• Between read & write: *no writes to that address*

Many atomic hardware primitives

- test and set (x86)
- atomic increment (x86)
- bus lock prefix (x86)
- compare and exchange (x86, ARM deprecated)
- linked load / store conditional (pair of insns) (MIPS, ARM, PowerPC, DEC Alpha, …)

## **Synchronization in MIPS**

#### Load linked: LL rt, offset(rs) *"I want the value at address X. Also, start monitoring any*

*writes to this address."*

#### Store conditional: SC rt, offset(rs)

*"If no one has changed the value at address X since the LL, perform this store and tell me it worked."*

- Data at location has not changed since the LL?
	- SUCCESS:
		- Performs the store
		- Returns 1 in rt
- Data at location has changed since the LL?
	- FAILURE:
		- Does not perform the store
		- Returns 0 in rt  $\overline{\phantom{0}}^{54}$

#### Using LL/SC to create Atomic Increment Load linked: LL rt, offset(rs) Store conditional: SC rt, offset(rs) atomic(i++) i++ ↓ ↓ LL \$t0, 0(\$s0) try: LW \$t0, 0(\$s0) ADDIU \$t0, \$t0, 1 ADDIU \$t0, \$t0, 1 SC \$t0, 0(\$s0) SW \$t0, 0(\$s0) BEQZ \$t0, try

Value in memory changed between LL and SC ?  $\rightarrow$  SC returns 0 in \$t0  $\rightarrow$  retry

### **Atomic Increment in Action**

Load linked: LL \$t0, offset(\$s0) Store conditional: SC \$t0, offset(\$s0)



# **Critical Sections**

Create atomic version of every instruction? NO Does not scale *or solve the problem*

To eliminate races: identify *Critical Sections*

- only one thread can be in
- Contending threads must wait to enter

time

CSEnter(); *Critical section* CSExit(); T1  $\sum T2$ CSEnter(); *# wait # wait Critical section* CSExit(); T1  $T2$  57

# **Mutual Exclusion Lock (Mutex)**

Implementation of CSEnter and CSExit

• Only one thread can hold the lock at a time "I have the lock"

### Mutex from LL and SC



```
mutex unlock(int *m) {
      SW $zero, 0($a0)
}<br>]
```
### 2 threads attempt to grab the lock

mutex\_lock(int \*m)



*Failure! Success!*

## Producer/Consumer Example (1)



Goal: enforce data structure invariants





## Producer/Consumer Example (2)

```
Goal: enforce data 
                                    structure invariants
// invariant:
// data in A[h \dots t-1]char A[100];
int h = 0, t = 0;
// producer: add to tail if room
void put(char c) {
 A[t] = c;t = (t+1)\%n;}
// consumer: take from head
char get() {
 while (t == h) { };
 char c = A[h];
 h = (h+1)\%n;return c;
}
                                         Clicker Q:
                                    What's wrong here?
                               a) Will lose update to t and/or h
                                b) Invariant is not upheld
                                c) Will produce if full
                               d) Will consume if empty
                               e) All of the above
                                                        62
```
## Producer/Consumer Example (3)



enforce data ture invariants

s wrong here?

- iss an update to
- าvariants: only if not full, only e if not empty

à *Need to synchronize access*  **to shared data** 63

## Producer/Consumer Example (4)



## Language-level Synchronization

Lots of synchronization variations… Reader/writer locks

- Any number of threads can hold a read lock
- Only one thread can hold the writer lock

Semaphores

• N threads can hold lock at the same time

Monitors

- Concurrency-safe data structure with 1 mutex
- All operations on monitor acquire/release mutex
- One thread in the monitor at a time