Pipelining

Anne Bracy CS 3410

Computer Science Cornell University

[K. Bala, A. Bracy, S. McKee, E. Sirer, H. Weatherspoon]

Single-Cycle MIPS Datapath

Clicker Question Prog. inst ALU Reg. Mem Data File Mem $+4$ PC control Which instruction is more likely to determine the speed of the clock? A. Jump Register B. Add C. Store

- D. Load
- E. Either Load or Store

Five Stages of MIPS datapath Basic CPU execution loop

- 1. Instruction Fetch
- 2. Instruction Decode
- 3. Execution (ALU)
- 4. Memory Access
- 5. Register Writeback

Single Cycle \rightarrow Pipelining

Single-cycle

insn1. F, D, X, M, W

Pipelined

Agenda

5-stage Pipeline

- Implementation
- Working Example

Hazards

- Structural
- Data Hazards
- Control Hazards

Pipelined Processor

Principles of Pipelined Implementation

- Break datapath into multiple cycles (here 5)
	- Parallel execution increases throughput
	- Balanced pipeline very important
		- Slowest stage determines clock rate
		- Imbalance kills performance
- Add pipeline registers (flip-flops) for isolation
	- Each stage begins by reading values *from* latch
	- Each stage ends by writing values *to* latch
- Resolve hazards

Pipeline Stages

Instruction Fetch (single-cycle)

- Fetch 32-bit instruction from memory
- Increment $PC = PC + 4$

Instruction Decode (single-cycle)

- Gather data from the instruction
- Read opcode; determine instruction type, field lengths
- Read in data from register file (0, 1, or 2 reads for jump, addi, or add, respectively)

Execution (single-cycle)

- Useful work done here $(+, -, *, /)$, shift, logic operation, \bullet comparison (slt)
- Load/Store? lw \$t2, 32(\$t3) \rightarrow Compute address \bullet

Memory access (single-cycle)

- Used by load and store instructions only
- Other instructions will skip this stage

Writeback (single-cycle)

- Write to register file
	- For arithmetic ops, logic, shift, etc, load. What about stores?
- Update PC
	- For branches, jumps

iClicker Question

Consider a non-pipelined processor with clock period C (*e.g.*, 50 ns). If you divide the processor into N stages (*e.g.*, 5) , your new clock period will be:

A. C

B. N

- C. less than C/N
- D. C/N
- E. greater than C/N

MIPS is *designed* for pipelining

- Instructions same length
	- 32 bits, easy to fetch and then decode
- 3 types of instruction formats
	- Easy to route bits between stages
	- Can read a register source before even knowing what the instruction is
- Memory access through lw and sw only
	- Access memory after ALU

Agenda

5-stage Pipeline

- Implementation
- Working Example

Hazards

- Structural
- Data Hazards
- Control Hazards

Example:: Sample Code (Simple)

Assume 8-register machine

Example: Start State @ Cycle 0

Cycle 1: Fetch add

add 3 1 2

Cycle 2: Fetch nand, Decode add **nand 6 4 5 add 3 1 2** M U

Cycle 4: Fetch add, Decode Iw, ...

Cycle 6: Decode sw, ...

Cycle 7: Execute sw, ...

Cycle 8: Memory sw, ...

Cycle 9: Writeback sw, ...

iClicker Question

Pipelining is great because:

- A. You can fetch and decode the same instruction at the same time.
- B. You can fetch two instructions at the same time.
- C. You can fetch one instruction while decoding another.
- D. Instructions only need to visit the pipeline stages that they require.
- E. C and D
Agenda

5-stage Pipeline

- **Implementation**
- Working Example

Hazards

- Structural
- Data Hazards
- Control Hazards

Hazards

Correctness problems associated w/processor design

1. Structural hazards

Same resource needed for different purposes at the same time (Possible: ALU, Register File, Memory)

2. Data hazards

Instruction output needed before it's available

3. Control hazards

Next instruction PC unknown at time of Fetch

Resolving Register File Structural Hazard

Problem: Need to read from and write to Register File at the same time **Solution:** negate RF clock: write first half, read second half

Dependences and Hazards

Dependence: relationship between two insns

- **Data**: two insns use same storage location
- **Control**: 1 insn affects whether another executes at all
- *Not a bad thing*, programs would be boring otherwise
- Enforced by making older insn go before younger one
	- Happens naturally in single-/multi-cycle designs
	- But not in a pipeline

Hazard: dependence & possibility of wrong insn order

- Effects of wrong insn order cannot be externally visible
- *Hazards are a bad thing*: most solutions either complicate the hardware or reduce performance

iClicker Question

Data Hazards

- register file (RF) reads occur in stage 2 (ID)
- RF writes occur in stage 5 (WB)
- RF written in 1/2 half, read in second 1/2 half of cycle
- Processor is built exactly as we've seen up until this slide.

 $x10:$ add $r3 \leftarrow r1, r2$ x14: sub r5 \leftarrow r3, r4

1. Is there a dependence? 2. Is there a hazard?

41 A) Yes B) No C) Cannot tell with the information given.

iClicker Follow-up

Which of the following statements is true?

A. Whether there is a data dependence between two instructions depends on the machine the program is running on.

B. Whether there is a data hazard between two instructions depends on the machine the program is running on.

C. Both A & B

D. Neither A nor B

Detecting Data Hazards

Possible Responses to Data Hazards

1. Do Nothing

- Change the ISA to match implementation
- "Hey compiler: don't create code w/data hazards!" (*We can do better than this)*
- 2. Stall
	- Pause current and subsequent instructions till safe
- 3. Forward/bypass
	- Forward data value to where it is needed *(Only works if value actually exists already)*

Stalling

How to stall an instruction in ID stage

- prevent IF/ID pipeline register update
	- stalls the ID stage instruction
- convert ID stage insn into nop for later stages
	- innocuous "bubble" passes through pipeline
- prevent PC update
	- stalls the next (IF stage) instruction

Possible Responses to Data Hazards

1. Do Nothing

- Change the ISA to match implementation
- "Compiler: don't create code with data hazards!" (*Nice try, we can do better than this)*
- 2. Stall
	- Pause current and subsequent instructions till safe
- 3. Forward/bypass
	- Forward data value to where it is needed *(Only works if value actually exists already)*

Forwarding Datapath 1: MEM \rightarrow EX

Problem: EX needs ALU result that is in MEM stage Solution: add a bypass from EX/MEM.D to start of EX

Forwarding Datapath 1: MEM \rightarrow EX

Detection Logic in Ex Stage: forward = $(Ex/M.WE & & EX/M.Rd != 0 & &$ $ID/Ex.Ra == Ex/M.Rd)$ || (same for Rb)

Forwarding Datapath 2: WB \rightarrow EX

Detection Logic:

forward = (M/WB.WE && M/WB.Rd != 0 && ID/Ex.Ra == M/WB.Rd && not (Ex/M.WE && Ex/M.Rd != 0 && ID/Ex.Ra == Ex/M.Rd) (same for Rb)

Complete Forwarding Datapath

Two types of forwarding/bypass

- Forwarding from Ex/Mem registers to Ex stage ($M \rightarrow Ex$)
- Forwarding from Mem/WB register to Ex stage (W \rightarrow Ex)

Data dependency after a load instruction: • Value not available until *after* the M stage \rightarrow Next instruction cannot proceed if dependent

Load-Use Stall (1)

Load-Use Stall (2)

Load-Use Stall (3)

Load-Use Detection

Stall = If(ID/Ex.MemRead &&

Incorrectly Resolving Load-Use Hazards

Most frequent 3410 **non-solution** to load-use hazards **Why is this "solution" so so so so so so awful?** $\frac{1}{70}$

iClicker Question

Forwarding values directly from Memory to the Execute stage without storing them in a register first:

- A. Does not remove the need to stall.
- B. Adds one too many possible inputs to the ALU.
- C. Will cause the pipeline register to have the wrong value.
- D. Halves the frequency of the processor.
- E. Both A & D

Resolving Load-Use Hazards

Two MIPS Solutions:

- MIPS 2000/3000: delay slot
	- ISA says results of loads are not available until one cycle later
	- –Assembler inserts nop, or reorders to fill delay slot
- MIPS 4000 onwards: stall
	- But really, programmer/compiler reorders to avoid stalling in the load delay slot
Agenda

5-stage Pipeline

- Implementation
- Working Example

Hazards

- Structural
- Data Hazards
- Control Hazards

A bit of Context

for $(i = 0; i < max; i++)$ { n += 2; } $i = 7;$ $n--;$ r1: i r2: n r3: max *Simplification: assume max > 0*

Control Hazards

Control Hazards

- instructions are fetched in stage 1 (IF)
- branch and jump decisions occur in stage 3 (EX) à next PC not known until *2 cycles after* branch/jump

Branch *not* taken? No Problem! Branch taken? Just fetched 2 addi's à **Zap & Flush**

14 L:addi r2,r2,2

IF $|$ ID $|$ Ex $|$ M $|$ W

Branch Performance

Back of the envelope calculation

- **Branch: 20%**, load: 20%, store: 10%, other: 50%
- Say, **75% of branches are taken**

 $CPI = 1 + 20\% * 75\% * 2 =$ $1 + 0.20 * 0.75 * 2 = 1.3$

– **Branches cause 30% slowdown**

– Even worse with deeper pipelines

How do we reduce slowdown?

Reducing the cost of control hazard

1. Delay Slot

- MIPS ISA: 1 insn after ctrl insn *always* executed
	- Whether branch taken or not
- Your MIPS assembly should do this
- 2. Resolve Branch at Decode
	- Move branch calc from EX to ID
	- Alternative: just zap 2nd instruction when branch taken
- 3. Branch Prediction
	- Not in 3410, but every processor worth *anything* does this

Solution #1: Delay Slot

80 for $(i = 0; i < max; i++)$ { $n + = 2;$ } $i = 7;$ $n--;$ x10 addi r1, r0, 0 # i=0 x14 Loop: addi r2, r2, 2 # n x+= 2 x18 addi r1, r1, 1 # i++ x1C blt r1, r3, Loop # i<max? x20 nop $x24$ addi r1, r0, 7 # i = 7 x28 subi r2, r2, 1 # n++ *i* → *r1 Assume:* $n \rightarrow r2$ \overline{max} \rightarrow \overline{r} 3

Delay Slot in Action

iClicker Question

A delay slot complicates the design of a processor.

- A. True
- B. False
- C. Cannot tell from the information given
- D. I don't know
- E. I think E is an awesome answer.

Soln #2: Resolve Branches @ Decode

Branch Performance

Back of the envelope calculation

- Branch: 20%, load: 20%, store: 10%, other: 50%
- Say, 75% of branches are taken

What is the CPI with resolution @ decode?

 $CPI = 1 + 20\% * 75\% * 1 =$ $1 + 0.20 * 0.75 * 1 = 1.15$ $-$ 30% slowdown \rightarrow 15% slowdown

iClicker Question

Resolving branches at decode could slow down the clock frequency of the processor.

- A. True
- B. False
- C. Cannot tell from the information given
- D. I don't know
- E. I think E is an awesome answer.

iClicker Question

Because MIPS has a delay slot, the instruction after any control instruction must always be a nop.

- A. True
- B. False
- C. Cannot tell from the information given
- D. I don't know
- E. I think E is an awesome answer.

Optimization: Fill the Delay Slot

Optimization In Action!

Branch Prediction

Most processor support **Speculative Execution**

- *Guess* direction of the branch
	- Allow instructions to move through pipeline
	- Zap them later if guess turns out to be wrong
- A *must* for long pipelines

Branch Prediction Performance

Parameters

- **Branch: 20%**, load: 20%, store: 10%, other: 50%
- 75% of branches are taken

Dynamic branch prediction

• Branches predicted with 95% accuracy

What is the CPI with resolution @ decode? • CPI = 1 + 20% * 5% * 2 = **1.02**

Data Hazard Takeaways

Data hazards occur when a operand (register) depends on the result of a previous instruction that may not be computed yet. Pipelined processors need to detect data hazards.

Stalling, preventing a dependent instruction from advancing, is one way to resolve data hazards. Stalling introduces NOPs ("bubbles") into a pipeline. Introduce NOPs by (1) preventing the PC from updating, (2) preventing writes to IF/ID registers from changing, and (3) preventing writes to memory and register file. Nops significantly decrease performance.

Forwarding bypasses some pipelined stages forwarding a result to a dependent instruction operand (register). Better performance than stalling.

Control Hazard Takeaways

Control hazards occur because the PC following a control instruction is not known until control instruction is executed. If branch is taken \rightarrow need to zap instructions. 1 cycle performance penalty.

Delay Slots can potentially increase performance due to control hazards. The instruction in the delay slot will *always* be executed. Requires software (compiler) to make use of delay slot. Put nop in delay slot if not able to put useful instruction in delay slot.

We can reduce cost of a control hazard by moving branch decision and calculation from Ex stage to ID stage. With a delay slot, this removes the need to flush instructions on taken branches.