

# CS 316: Multicore/GPUs

**Kavita Bala**

**Fall 2007**

Computer Science

Cornell University

## Announcements

---

- Core Wars will be out in the next couple of days
  - Aim at having fun!
  - Number of points allocated to it is small (10-20% of other assignments)
  - 5 points for turning something in, 1 point more for going up the ladder
- Pizza party on last day of class
  - Showdown
  - Friday Nov 30<sup>th</sup>
- Final project (distributed ray tracer) out last week
  - Demoed: Dec 13 2-4:30

Kavita Bala, Computer Science, Cornell University


# Memory Hierarchy

16 KB	registers/L1	2 ns, random access
512 KB	L2	5 ns, random access
2 GB	DRAM	20-80 ns, random access
300 GB	Disk	2-8 ms, random access
1 TB	Tape	100s, sequential access

Kavita Bala, Computer Science, Cornell University

# Tapes


- ◆ Same basic principle for 8-tracks, cassettes, VHS, atari tape drive, tape storage




Kavita Bala, Computer Science, Cornell University

## Disks & CDs

- ◆ Disks use same magnetic medium as tapes
  - concentric rings (not a spiral)




- ◆ CDs & DVDs use optics, and a single spiral track



- Non-volatile

Kavita Bala, Computer Science, Cornell University

## Disk Physics



Typical parameters :  
1 spindle  
1 arm assembly  
1-4 platters  
1-2 sides/platter  
1 head per side  
(but only 1 active head at a time)  
4,200 – 15,000 RPM

Kavita Bala, Computer Science, Cornell University


## Disk Accesses

### ◆ Accessing a disk requires:

- specify sector: C (cylinder), H (head), and S (sector)
- specify size: number of sectors to read or write
- specify memory address: bus address to DMA to

### ◆ Performance:

- seek time: move the arm assembly to track
- Rotational delay: wait for sector to come around
- transfer time: get the bits off the disk



Kavita Bala, Computer Science, Cornell University

## Example

- Average time to read/write 512-byte sector
  - Disk rotation at 10,000 RPM
  - Seek time: 6ms
  - Transfer rate: 50 MB/sec
  - Controller overhead: 0.2 ms
- Average time:
  - Seek time + rotational delay + transfer time + controller overhead
  - $6\text{ms} + 0.5 \text{ rotation}/(10,000 \text{ RPM}) + 0.5\text{KB}/(50 \text{ MB/sec}) + 0.2\text{ms}$
  - $6.0 + 3.0 + 0.01 + 0.2 = 9.2\text{ms}$

Kavita Bala, Computer Science, Cornell University

## Disk Scheduling

---

- ◆ Goal: minimize seek time
  - secondary goal: minimize rotational latency
- ◆ FCFS (First come first served)
- ◆ Shortest seek time
- ◆ SCAN/Elevator
  - ◆ First service all requests in one direction
  - ◆ Then reverse and serve in opposite direction
- ◆ Circular SCAN
  - ◆ Go off the edge and come to the beginning and start all over again

Kavita Bala, Computer Science, Cornell University


## What we didn't talk about

---


- RAID
  - Redundancy for fault tolerance
  - Speed
- Solid State drives
  - Very expensive still

Kavita Bala, Computer Science, Cornell University

# GPUs




# NVIDIA G80 Architecture




Kavita Bala, Computer Science, Cornell University

# Traditional Graphics Pipeline




Kavita Bala, Computer Science, Cornell University


# Projection & Clipping



View frustum





Eye view



Kavita Bala, Computer Science, Cornell University




# Rasterization & Z-buffer



Kavita Bala, Computer Science, Cornell University

# Brief History




Kavita Bala, Computer Science, Cornell University

# Moore's Law

- 1965
  - number of transistors that can be integrated on a die would double every 18 to 24 months (i.e., grow exponentially with time).
- Amazingly visionary
  - 2300 transistors, 1 MHz clock (Intel 4004) - 1971
  - 16 Million transistors (Ultra Sparc III)
  - 42 Million transistors, 2 GHz clock (Intel Xeon) – 2001
  - 55 Million transistors, 3 GHz, 130nm technology, 250mm<sup>2</sup> die (Intel Pentium 4) – 2004
  - 290+ Million transistors, 3 GHz (Intel Core 2 Duo) – 2007


Kavita Bala, Computer Science, Cornell University

# Processor Performance Increase



Kavita Bala, Computer Science, Cornell University


# Faster than Moore's Law



Graph courtesy of Professor John Poulton (from Eric Haines)

Kavita Bala, Computer Science, Cornell University


# Why are GPUs so fast?



- Pipelined and parallel
- Very, very deep pipeline: 800-1000 deep


Kavita Bala, Computer Science, Cornell University

# GPU Parallelism




Kavita Bala, Computer Science, Cornell University

# G70 Hardware Architecture




# Vertex Processor



Kavita Bala, Computer Science, Cornell University

# Pixel Processor



Kavita Bala, Com

## Parallelism

---

- Critical to achieving performance
- Flynn's taxonomy
  - SISD (Single instruction, single data)
    - Boring CPU
  - MISD (Multiple instruction, single data)
    - Redundant processing
  - SIMD (Single instruction, multiple data)
    - GPUs
  - MIMD (Multiple instruction, multiple data)
    - Multicore, Cell processor

Kavita Bala, Computer Science, Cornell University

## Parallelism

---

- *Must* exploit parallelism for performance
  - Lot of parallelism in graphics applications
- SIMD: single instruction, multiple data
  - Perform same operation in parallel on many data items
  - Data parallelism
- MIMD: multiple instruction, multiple data
  - Run separate programs in parallel (on different data)
  - Task parallelism

Kavita Bala, Computer Science, Cornell University

# Performance Tuning


---

1. Identify bottleneck (slowest stage)
  2. Improve performance of slowest stage
- Repeat as necessary

Kavita Bala, Computer Science, Cornell University

# Amdahl's Law

---



Kavita Bala, Computer Science, Cornell University

## Amdahl's Law

---

- Task: serial part, parallel part
- As number of processors increases,
  - time to execute parallel part goes to zero
  - time to execute serial part remains the same
- *Serial part eventually dominates*
- Must parallelize ALL parts of task

$$\text{Speedup}(E) = \frac{\text{Execution Time without } E}{\text{Execution Time with } E}$$

Kavita Bala, Computer Science, Cornell University

## Amdahl's Law

---

- Consider an improvement  $E$
- $F$  of the execution time is affected
- $S$  is the speedup

Execution time (with  $E$ ) =  $((1 - F) + F/S) \cdot$  Execution time (without  $E$ )

$$\text{Speedup (with } E) = \frac{1}{(1 - F) + F/S}$$

Kavita Bala, Computer Science, Cornell University




# Load Balancing

- Need to manage work so all units are actually operating



Kavita Bala, Computer Science, Cornell University

# G80



Kavita Bala, Computer Science, Cornell University

## GPGPUs

---

- Scientific Computing
  - MATLAB codes
- Convex hulls
- Molecular Dynamics
- Etc.

Kavita Bala, Computer Science, Cornell University