The Arithmetic-Logic Unit (ALU)

Combinational circuit that performs operations in CPU

Given inputs *a* and *b*, and an operation code, produce an output

Operation codes: 000: AND 001: OR 010: NOR 100: ADD 101: SUB \bullet \bullet \bullet

Unlike the adder, this is a general-purpose unit

To calculate
$$
a - b
$$
, use $a + (-b)$.

To calculate $-b$, flip all the bits and add 1.

 \Rightarrow build it using an adder

Of course, *any* adder will do ...

– use block carry-lookahead adder from last time!

Combined Add/Subtract Unit

Given: one bit of control c, two N bit inputs a and b . compute $a + b$ if $c = 0$, $a - b$ if $c = 1$.

- \bullet Carry-in to the adder is c
- \bullet one input: a
- other input: b if $c=0$, complement of b if $c=1$.

Standard element: MUX (multiplexor)

Combined Add/Subtract Unit

- Hierarchical design
- Reuse components
- Replication

4-input MUX?

Simple shifter:

Arithmetic Logic Unit (ALU)

Example ALU: given inputs a and b , and an operation code, produce output.

Operation code:

- \bullet 000: AND
- \bullet 001: OR
- \bullet 010: NOR
- \bullet 011: ADD
- \bullet 111: SUB

How do we implement this ALU?

Selecting An Operation

2-bit decoder: 2 bit input, 4 bit output

- · input: 00, output: 0001
- · input: 01, output: 0010
- \bullet input: 10, output: 0100
- \bullet input: 11, output: 1000

Use decoder to select operation, and use combined add/subtract unit.

ALU: Multiple Bits

Chain ALU bit slices to get an N bit ALU:

How can we use a better adder in the ALU?

Overflow $=$ result of operation cannot be represented

Unsigned N -bit addition:

• Overflow = result requires more than N bits \Rightarrow carry-out of MSB is 1

Signed addition:

- Adding two positive numbers
- Adding two negative numbers

Overflow \equiv carry-in to MSB \neq carry-out of MSB

When is $a < b$?

- $a < b \equiv a b < 0$
- Subtract b from a , check sign of result
- Sign bit is MSB

When is $a = b$?

- $a = b \equiv a b = 0$
- Subtract b from a , check if all bits are zero
- Use NOR gate

Multiplying two numbers:

m-bits $\times n$ -bits = $(m + n)$ -bit result

m-bits: $2^m - 1$ is the largest number $\Rightarrow (2^m - 1)(2^n - 1) = 2^{m+n} - 2^m - 2^n + 1$

Integer Multiplication: First Try

How do we build this?

Registers And Shift Registers

Register with shift left:

Register with write:

Observations:

- 32 iterations for multiplication \Rightarrow 32 cycles
- How long does 1 iteration take?
- Suppose 5% of ALU operations are multiply ops, and other ALU operations take 1 cycle. $\Rightarrow CPI_{\text{alu}} = 0.05 \times 32 + 0.95 \times 1 = 2.55!$
- Half of the bits of the multiplicand are zero \Rightarrow 64-bit adder is wasted
- \bullet O's inserted when multiplicand shifted left \Rightarrow product LSBs don't change

New Control

Share storage for product register and multiplier!

Integer Multiplication

- Each step requires an add and shift
- MIPS: hi and lo registers correspond to the two parts of the product register
- Hardware implements multu
- Signed multiplication:
	- Determine sign of the inputs, make inputs positive
	- Use multu hardware, fix up sign
	- Better: Booth's algorithm

